www.ti.com.cn

ZHCSAL5A - DECEMBER 2012 - REVISED DECEMBER 2012

36V,单电源,低功耗运算放大器

查询样品: OPA170-EP

特性

- 电源范围: +2.7V 至 +36V, ±1.35V 至 ±18V
- 低噪声: 19 nV/√Hz
- 已过滤的射频干扰 (RFI) 输入
- 输入范围包括负电源
- 输入范围运行至正电源
- 轨至轨输出
- 增益带宽: 1.2MHz
- 低静态电流:每个放大器 110µA
- 高共模抑制: 120dB
- 低偏置电流: 15pA (最大值)
- 微型封装:
 - 单通道采用 5 引脚小外形尺寸晶体管 (SOT)553

应用范围

- 电源模块内的跟踪放大器
- 商用电源
- 变频器放大器
- 桥式放大器
- 温度测量
- 应力计放大器
- 精密积分器
- 电池供电仪器
- 测试设备

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装或测试场所
- 一个制造场所
- 支持扩展(-40°C 至 150°C) 温度范围(1)
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性
- (1) 可提供额外温度范围-请与厂家联系

说明

OPA170 是一款 36V, 单电源, 低噪声运算放大器, 此运算放大器特有一个微型封装,此封装能够在 +2.7V (±1.35V) 至 +36V (±18V) 的电源范围内运行。 它们在 保证低静态电流的情况下提供令人满意的偏移、漂移和 带宽。

与大多数只有一个额定电源电压的运算放大器不 同, OPA170 的额定电压范围为 +2.7V 至 +36V。 超 过电源轨的输入信号不会导致相位反转。 OPA170 在 电容负载高达 300pF 时保持稳定。 输入可在负电源轨 以下 100mV 以及正电源轨 2V 之内正常运行。 请注 意,这些器件可在正电源轨之上 100mV 的满轨到轨输 入上运行,但是在正电源轨 2V 之内运行时性能会受到 影响。

OPA170 采用 SOT553-5 封装, 额定温度范围介于 -40°C 至 +150°C 之间。

Package Footprint (to Scale)





Package Height (to Scale)

DRL (SOT553)

针对 36V 运算放大器的最小封装

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER		
-40°C to 150°C	SOT553-5 - DRL	OPA170ASDRLTEP	SHN	V62/12627-01XE		

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

PIN CONFIGURATIONS

DRL PACKAGE

ABSOLUTE MAXIMUM RATINGS(1)

Over operating free-air temperature range, unless otherwise noted

			UNIT
Supply voltage		±20, +40 (single supply)	V
Cinnal in most to marinale	Voltage	(V-) - 0.5 to (V+) + 0.5	V
Signal input terminals	Current	±10	mA
Output short circuit ⁽²⁾		Continuous	
Operating temperature		-40 to +150	°C
Storage temperature		-65 to +150	°C
Junction temperature		+150	°C
CCD ratio as	Human body model (HBM)	4	kV
ESD ratings	Charged device model (CDM)	750	V

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

THERMAL INFORMATION

		OPA170		
	THERMAL METRIC ⁽¹⁾	DRL (SOT553)	UNITS	
		5 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	226.8		
$\theta_{JC(top)}$	Junction-to-case(top) thermal resistance	80.3		
θ_{JB}	Junction-to-board thermal resistance	42.9	00/14/	
Ψ _{JT}	Junction-to-top characterization parameter	3.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	42.5		
$\theta_{JC(bottom)}$	Junction-to-case(bottom) thermal resistance	N/A		

(1) 有关传统和新的热 度量的更多信息,请参阅*IC 封装热度量*应用报告, SPRA953。

⁽²⁾ Short-circuit to ground, one amplifier per package.

www.ti.com.cn

ELECTRICAL CHARACTERISTICS

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +150°C. At $T_A = +25^{\circ}C$, $V_{CM} = V_{OUT} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, unless otherwise noted.


	TEST CONDITIONS	MIN	TVD	MAY	UNIT
	TEST CONDITIONS	IVIIIV	1117	IVIAA	ONIT
.,					.,
V _{OS}			0.25		mV
	$T_J = -40^{\circ}\text{C to } +150^{\circ}\text{C}$			±2.5	mV
					μV/°C
PSRR	V _S = +4V to +36V		<u>-</u>	±5	μV/V
	dc		5		μV/V
I_{B}			±8	±15	pA
	$T_J = -40$ °C to +150°C			±8	nA
Ios			±4	±15	pA
	$T_{J} = -40^{\circ}\text{C to } +150^{\circ}\text{C}$			±8	nA
	f = 0.1Hz to 10Hz		2		μV _{PP}
	f = 100Hz		22		nV/√ Hz
e _n	f = 1kHz		19		nV/√ Hz
V _{CM}		(V-) - 0.1V		(V+) - 2V	V
	$V_S = \pm 2V$, $(V-) - 0.1V < V_{CM} < (V+) - 2V$	87	104		dB
CIVIRR	$V_S = \pm 18V$, $(V-) - 0.1V < V_{CM} < (V+) - 2V$	100	120		dB
			100 3		MΩ pF
			6 3		10 ¹² Ω pF
A _{OL}	$V_S = +4V \text{ to } +36V,$ $(V-) + 0.35V < V_O < (V+) - 0.35V$	107	130		dB
GBP			1.2		MHz
SR	G = +1		0.4		V/µs
	To 0.1%, $V_S = \pm 18V$, $G = +1$, 10V step		20		μs
t _S		28			μs
	V _{IN} × Gain > V _S		2		μs
THD+N	$G = +1, f = 1kHz, V_O = 3V_{RMS}$				%
	e _n V _{CM} CMRR A _{OL} GBP SR	$T_{J} = -40^{\circ}\text{C to } +150^{\circ}\text{C}$ dV_{OS}/dT $PSRR$ $V_{S} = +4V \text{ to } +36V$ dc I_{D} $I_{D} = -40^{\circ}\text{C to } +150^{\circ}\text{C}$ I_{OS} $T_{J} = -40^{\circ}\text{C to } +150^{\circ}\text{C}$ $f = 0.1\text{Hz to } 10\text{Hz}$ $f = 100\text{Hz}$ $f = 100\text{Hz}$ $f = 1k\text{Hz}$ V_{CM} $V_{S} = \pm 2V, (V-) - 0.1V < V_{CM} < (V+) - 2V$ $V_{S} = \pm 18V, (V-) - 0.1V < V_{CM} < (V+) - 2V$ $V_{S} = \pm 18V, (V-) + 0.35V < V_{O} < (V+) - 0.35V$ GBP SR $G = +1$ $To 0.1\%, V_{S} = \pm 18V, G = +1, 10V \text{ step}$ $To 0.01\% (12 \text{ bit)}, V_{S} = \pm 18V, G = +1, 10V \text{ step}$ $V_{IN} \times Gain > V_{S}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

⁽¹⁾ The input range can be extended beyond (V+) – 2V up to V+. See the *Typical Characteristics* and *Application Information* sections for additional information.



Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to +150°C. At $T_A = +25^{\circ}C$, $V_{CM} = V_{OUT} = V_S/2$, and $R_L = 10k\Omega$ connected to $V_S/2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
Voltage output swing from rail	v_{o}					
Positive rail		$I_L = 0mA, V_S = +4V \text{ to } +36V$	10			mV
Positive fall		I_L sourcing 1mA, $V_S = +4V$ to +36V	130			mV
Negative Reil		$I_L = 0mA$, $V_S = +4V$ to $+36V$		8		mV
Negative Rail		I_L sinking 1mA, $V_S = +4V$ to $+36V$			72	mV
Over temperature		$V_S = 5V$, $R_L = 10k\Omega$	(V-) + 0.03		(V+) - 0.05	
Over temperature		$R_L = 10k\Omega$, $A_{OL} \ge 107dB$	(V−) + 0.35 (V+) − 0.3		(V+) - 0.35	٧
Short-circuit current	I _{SC}			+17/–20		mA
Capacitive load drive	C_{LOAD}		See Typic	al Characterist	tics	pF
Open-loop output resistance	R _O	f = 1MHz, I _O = 0A		900		Ω
POWER SUPPLY						
Specified voltage range	Vs		+2.7		+36	V
Quiescent current per amplifier	ΙQ	I _O = 0A		110	145	μA
Over temperature		I _O = 0A			160	μΑ
TEMPERATURE						
Specified range		·	-40		+150	°C
Operating range			-40		+150	°C



- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect
- (3) Enhanced plastic product disclaimer applies.

Figure 1. OPA170-EP Operating Life Derating Chart



TYPICAL CHARACTERISTICS

 $V_S = \pm 18V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10k\Omega$ connected to $V_S/2$, and $C_L = 100pF$, unless otherwise noted.




Figure 2.




Figure 3.






Figure 4.



riguic o.







Figure 7.



G009

 $V_S = \pm 18V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10k\Omega$ connected to $V_S/2$, and $C_L = 100pF$, unless otherwise noted.






Figure 9.

OUTPUT VOLTAGE SWING vs OUTPUT CURRENT (Maximum Supply) 18 17 16 Output Voltage (V) 15 14.5 -14.5 -15 -40°C +25°C -16 +125°C +150°C -17 -18 0 2 3 5 6 9 10









Figure 11.







 $V_S = \pm 18V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10k\Omega$ connected to $V_S/2$, and $C_L = 100pF$, unless otherwise noted.








Figure 14.









_

Figure 17.






Copyright © 2012, Texas Instruments Incorporated




 V_S = ±18V, V_{CM} = $V_S/2$, R_{LOAD} = 10k Ω connected to $V_S/2$, and C_L = 100pF, unless otherwise noted.




CLOSED-LOOP GAIN vs FREQUENCY 50 40 30 (dB) 20 10 0 G = -1-10 G = 1 G = 10 -20 10k 100k 1M 10M 100M Frequency (Hz)

Figure 20.

Figure 21.





SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD

(100mV Output Step) 60 $R_L = 10k\Omega$ 55 50 45 40 Overshoot (%) 35 30 25 G = +120 15 $R_{OUT} = 0\Omega$ 10 $R_{OUT} = 25\Omega$ $- - R_{OUT} = 50\Omega$ 100 200 300 400 500 600 700 800 900 1000 Capacitive Load (pF)

Figure 24.

SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD
(100mV Output Step)




Figure 25.



 $V_S=\pm 18V,\,V_{CM}=V_S/2,\,R_{LOAD}=10k\Omega \text{ connected to }V_S/2,\,\text{and }C_L=100pF,\,\text{unless otherwise noted}.$




Figure 26.




Figure 27.




Figure 28.





Figure 29.

LARGE-SIGNAL STEP RESPONSE






Figure 31.



 $V_S = \pm 18V$, $V_{CM} = V_S/2$, $R_{LOAD} = 10k\Omega$ connected to $V_S/2$, and $C_L = 100pF$, unless otherwise noted.




Figure 32.




Figure 33.




Figure 34.




Figure 35.




Figure 36.




Figure 37.



APPLICATION INFORMATION

The OPA170 operational amplifier provides high overall performance. This device is ideal for many general-purpose applications. The excellent offset drift of only $2\mu V/^{\circ}C$ provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, and $A_{OL}.$ As with all amplifiers, applications with noisy or high-impedance power supplies require decoupling capacitors placed close to the device pins. In most cases, $0.1\mu F$ capacitors are adequate.

OPERATING CHARACTERISTICS

The OPA170 is specified for operation from 2.7V to 36V (±1.35V to ±18V). Many of the specifications apply from -40°C to +150°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the Typical Characteristics.

GENERAL LAYOUT GUIDELINES

For best operational performance of the device, good printed circuit board (PCB) layout practices are recommended. Low-loss, 0.1µF bypass capacitors should be connected between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable to single-supply applications.

COMMON-MODE VOLTAGE RANGE

The input common-mode voltage range of the OPA170 extends 100mV below the negative rail and within 2V of the positive rail for normal operation.

This device can operate with full rail-to-rail input 100mV beyond the positive rail, but with reduced performance within 2V of the positive rail. The typical performance in this range is summarized in Table 1.

PHASE-REVERSAL PROTECTION

The OPA170 has an internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPA170 prevents phase reversal with excessive common-mode voltage. Instead, the output limits into the appropriate rail. This performance is shown in Figure 38.




Figure 38. No Phase Reversal

Table 1. Typical Performance Range

		_		
PARAMETER	MIN	TYP	MAX	UNIT
Input Common-Mode Voltage	(V+) - 2		(V+) + 0.1	V
Offset voltage		7		mV
vs Temperature		12		μV/°C
Common-mode rejection		65		dB
Open-loop gain		60		dB
Gain-bandwidth product		0.3		MHz
Slew rate		0.3		V/µs



CAPACITIVE LOAD AND STABILITY

The dynamic characteristics of the OPA170 have been optimized for common operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, ROLLT equal to 50Ω) in series with the output. Figure 39 and Figure 40 illustrate graphs of small-signal overshoot versus capacitive load for several values of ROUT. Also, refer to Applications Bulletin AB-028, Feedback Plots Define Op Amp AC Performance (literature number SBOA015, available for download from the TI website), for details of analysis techniques and application circuits.




Figure 39. Small-Signal Overshoot versus Capacitive Load (100mV Output Step, G = +1)




Figure 40. Small-Signal Overshoot versus Capacitive Load (100mV Output Step, G = -1)

ELECTRICAL OVERSTRESS

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10mA as stated in the Absolute Maximum Ratings. Figure 41 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 41. Input Current Protection

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, high-current pulse as it discharges through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent it from being damaged. The energy absorbed by the protection circuitry is then dissipated as heat.

When the operational amplifier connects into a circuit, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. Should this condition occur, there is a risk that some of the internal ESD protection circuits may be biased on, and conduct current. Any such current flow occurs through ESD cells and rarely involves the absorption device.



www.ti.com.cn

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins. The zener voltage must be selected such that the diode does not turn on during normal operation. However, its zener voltage should be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA170ASDRLTEP	ACTIVE	SOT-5X3	DRL	5	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	DAQ	Samples
V62/12627-01XE	ACTIVE	SOT-5X3	DRL	5	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 150	DAQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA170ASDRLTEP	SOT-5X3	DRL	5	250	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017



*All dimensions are nominal

ĺ	Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
I	OPA170ASDRLTEP	SOT-5X3	DRL	5	250	202.0	201.0	28.0	



PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-293 Variation UAAD-1



PLASTIC SMALL OUTLINE



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE



NOTES: (continued)



^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司