











TPS62590-Q1

SLVSAO5B - DECEMBER 2010 - REVISED OCTOBER 2015

TPS62590-Q1 Automotive 2.25-MHz 1-A Step-Down Converter In 2-mm × 2-mm SON **Package**


Features

- Qualified for Automotive Applications
- Output Current up to 1000 mA
- Input Voltage Range from 2.5 V to 6 V
- High Efficiency Step Down Converter
- Output Voltage Accuracy in PWM mode ±2.5%
- Typical 15-µA Quiescent Current
- 2.25 MHz Fixed Frequency Operation
- Power Save Mode at Light Load Currents
- 100% Duty Cycle for Lowest Dropout

Applications

- Automotive Infotainment and Cluster
 - Head Unit
 - Navigation
 - Display
- Advanced Driver Assistance System (ADAS)
 - Front Cameras
 - Blind Spot Monitoring
 - Lane Departure Warning
 - Park Assist

Typical Application Schematic



3 Description

The TPS62590-Q1 device is a high-efficiency synchronous step-down converter, optimized for space constrained applications and very low quiescent current requirements. It provides up to 1000-mA output current from preregulated low voltage rails and consumes 15 uA (typical) in powersave mode.

With an input voltage range of 2.5 V to 6 V and an output voltage accuracy of 2.5%, the device is targeted to power a large variety of automotive applications.

The TPS62590-Q1 family operates at a 2.25-MHz fixed switching frequency and enters a power-save mode at light load currents to maintain a high efficiency over the entire load current range.

The power-save mode is optimized for low outputvoltage ripple. For low-noise applications, the device can be forced into fixed-frequency PWM mode by pulling the MODE pin high. In the shutdown mode, the current consumption is reduced to less than 1 µA. The TPS62590-Q1 allows the use of small inductors and capacitors to achieve a small solution size.

The TPS62590-Q1 is available in a 2-mm × 2-mm 6-pin SON package with a thermal pad for improved thermal performance.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62590-Q1	SON (6)	2.00 mm × 2.00

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency vs Load Current






Table of Contents

1	Features 1		8.3 Feature Description	1
2	Applications 1		8.4 Device Functional Modes	
3	Description 1	9	Application and Implementation	14
4	Revision History2		9.1 Application Information	14
5	Pin Configuration and Functions		9.2 Typical Application	14
6	Specifications	10	Power Supply Recommendations	18
٠	6.1 Absolute Maximum Ratings	11	Layout	19
	6.2 ESD Ratings		11.1 Layout Guidelines	19
	6.3 Recommended Operating Conditions		11.2 Layout Example	19
	6.4 Thermal Information	12	Device and Documentation Support	20
	6.5 Electrical Characteristics		12.1 Community Resources	20
	6.6 Typical Characteristics		12.2 Trademarks	20
7	Parameter Measurement Information 10		12.3 Electrostatic Discharge Caution	20
8	Detailed Description		12.4 Glossary	20
•	8.1 Overview 11	13	Mechanical, Packaging, and Orderable Information	20
	8.2 Functional Block Diagram 11		inomation	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2012) to Revision B

Page


•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Added additional features	1
•	Added 2.25 MHz in the title	1
•	Deleted " Available in a 2-mm × 2-mm × 0,8-mm SON Package" and "For Improved Features Set, See TPS62290" from the <i>Features</i> section	1
•	Changed first two paragraphs of the Description section	1
•	Added Effective inductance, Effective output capacitance, and Feed-forward capacitance parameters in Recommended Operating Conditions.	4
•	Updated values in Thermal Information	4
•	Added External Feed-Forward Capacitor section	15
•	Updated paragraph in Output Filter Design (Inductor and Output Capacitor) section	15

Submit Documentation Feedback



5 Pin Configuration and Functions

DRV Package 6-Pin SON With Exposed Thermal pad Top View



Pin Functions

PIN		1/0	DESCRIPTION						
NO.	NAME	1/0	DESCRIPTION						
1	SW	0	This is the switch pin and is connected to the internal MOSFET switches. Connect the external inductor between this terminal and the output capacitor.						
2	MODE	1	MODE pin = high forces the device to operate in fixed-frequency PWM mode. Mode pin = low enables the power-save mode with automatic transition from PFM mode to fixed-frequency PWM mode.						
3	FB	I	Feedback pin for the internal regulation loop. Connect the external resistor divider to this pin. In case of fixed output-voltage option, connect this pin directly to the output capacitor.						
4	EN	I	This is the enable pin of the device. Pulling this pin to low forces the device into shutdown mode. Pulling this pin to high enables the device. This pin must be terminated.						
5	VIN	PWR	VIN power supply pin						
6	GND	GND	GND supply pin						
_	Thermal pad	_	Must be soldered to achieve appropriate power dissipation. Should be connected to GND.						



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{I}	Input voltage ⁽²⁾	-0.3	7	V
	Voltage range at EN, MODE	-0.3	$V_{IN} + 0.3, \le 7$	V
	Voltage on SW	-0.3	7	V
	Peak output current	Interna	lly limited	Α
T_{J}	Maximum operating junction temperature	-40	125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Floatroatatia diaabaraa	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V(ESD)	V _(ESD) Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1000	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{IN}	Supply voltage	2.5		6	V
	Output voltage range for adjustable voltage	0.75		V_{IN}	V
T_A	Operating ambient temperature	-40		105	°C
T_{J}	Operating junction temperature	-40		125	°C
L _{OUT}	Effective inductance	1.5		4.7	μH
C _{OUT}	Effective output-capacitance	4.7		22	μF
Cf	Feed-forward capacitance	22		33	pF
C _{IN}	Effective input-capacitance	10			μF

6.4 Thermal Information

		TPS62590-Q1	
	THERMAL METRIC(1)(2)	DRV (SON)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	67.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	88.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	2	°C/W
ΨЈВ	Junction-to-board characterization parameter	37.6	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	7.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ Simulated values based on four layer FR4 board (2-oz, 1-oz, 1-oz, 2-oz copper) with size: 76 mm x 114 mm x 1.6 mm



6.5 Electrical Characteristics

Over full operating ambient temperature range, typical values are at T_A = 25°C. Unless otherwise noted, specifications apply for condition V_{IN} = EN = 3.6 V. External components C_{IN} = 10 μ F 0603, C_{OUT} = 10 μ F 0603, L = 2.2 μ H; see *Parameter*

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY							
VI	Input voltage range		2.5		6	V	
	Output current ⁽¹⁾	V _{IN} 2.7 V to 6 V			1000	mA	
I _O	Output current.	V _{IN} 2.5 V to 2.7 V			600	IIIA	
	Orașelia, priiscoat aureat	$I_O=0$ mA, PFM mode enabled (MODE = GND) device not switching, See $^{(2)}$		15		μΑ	
IQ	Operating quiescent current	$I_O = 0$ mA, switching with no load (MODE = $V_{\rm IN}$) PWM mode, $V_O = 1.8$ V, $V_{\rm IN} = 3$ V		3.8		mA	
I _{SD}	Shutdown current	EN = GND		0.5		μΑ	
UVLO	I lodow toltogo looks ut throop old	Falling	1.85			V	
UVLO	Undervoltage lockout threshold	Rising		1.95		V	
ENABLE,	MODE						
V_{IH}	High-level input voltage, EN, MODE	2.5 V ≤ V _{IN} ≤ 6 V	1		V _{IN}	V	
V_{IL}	Low-level input voltage, EN, MODE	2.5 V ≤ V _{IN} ≤ 6 V	0		0.4	V	
II	Input bias current, EN, MODE	EN, MODE = GND or V _{IN}		0.01	1	μΑ	
POWER S	WITCH				·		
r _{DS(on)}	High-side MOSFET on-resistance	V - V - 2.6 V T - 25°C	250			mΩ	
	Low-side MOSFET on-resistance	$V_{IN} = V_{GS} = 3.6 \text{ V}, T_A = 25^{\circ}\text{C}$		190		11122	
I _{LIMF}	Forward current limit MOSFET high-side and low-side	V _{IN} = V _{GS} = 3.6 V, T _A = 25°C	1.19	1.4	1.78	Α	
т	Thermal shutdown	Increasing junction temperature		140		°C	
T _{SD}	Thermal shutdown hysteresis	Decreasing junction temperature		20			
OSCILLA1	OR						
f _{SW}	Oscillator frequency	$2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 6 \text{ V}$		2.25		MHz	
OUTPUT							
Vo	Adjustable output voltage range		0.75		V_{I}	V	
V _{ref}	Reference voltage			600		mV	
$V_{FB(PWM)}$	Feedback voltage	MODE = V_{IN} , PWM mode, 2.5 V \leq V_{IN} \leq 6 V, See ⁽³⁾	-2.5%	0%	2.5%		
V _{FB(PFM)}	Feedback voltage, PFM mode	MODE = GND, device in PFM mode, 1% voltage positioning active, See ⁽²⁾		1%			
	Load regulation			-1		%/A	
t _{Start Up}	Start-up time	Time from active EN to reach 95% of V _O		500		μs	
t _{Ramp}	V _O ramp-up time	Time to ramp from 5% to 95% of V _O		250		μs	
I _{lkg}	Leakage current into SW pin	V_I = 3.6 V, V_I = V_O = V_{SW} , EN = GND, See $^{(4)}$		0.1	1	μA	

⁽¹⁾ Not production tested.

Copyright © 2010–2015, Texas Instruments Incorporated

In PFM mode, the internal reference voltage is set to typ. 1.01 x V_{ref} . See *Parameter Measurement Information*.

For $V_{\rm IN} = V_{\rm O} + 1$ V In fixed output-voltage versions, the internal resistor divider network is disconnected from the FB pin.



6.6 Typical Characteristics


Table 1. Table Of Graphs

		FIGURE
	vs Output Current V _{OUT} = 1.8 V (Power-Save Mode)	Figure 1
$Efficiency \begin{tabular}{lll} & vs Output Current V_{OUT} = 1.8 \ V (Power-Save Mode) \\ & vs Output Current V_{OUT} = 1.8 \ V (Forced PWM Mode) \\ & vs Output Current V_{OUT} = 3.3 \ V (Forced PWM Mode) \\ & vs Output Current V_{OUT} = 3.3 \ V (Forced PWM Mode) \\ & vs Output Current V_{OUT} = 1.8 \ V (Forced PWM Mode) \\ & vs Output Current V_{OUT} = 1.8 \ V (Power-Save Mode) \\ & vs Output Current V_{OUT} = 3.3 \ V (Forced PWM Mode) \\ & vs Output Current V_{OUT} = 3.3 \ V (Forced PWM Mode) \\ & vs Output Current V_{OUT} = 3.3 \ V (Power-Save Mode) \\ & vs Output Current V_{OUT} = 3.3 \ V (Power-Save Mode) \\ & PFM to PWM to PFM Load Transient \\ & PWM Load Transient \\ & PWM Line Transient \\ & PWM Line Transient \\ & Typical Performance - PFM Mode \\ & Typical Performance - PWM Mode \\ & Shutdown Current \\ & Vs Input Voltage \\ & Vs Input Voltage \\ \\ \hline \end{tabular}$	vs Output Current V _{OUT} = 1.8 V (Forced PWM Mode)	Figure 2
Linciency	vs Output Current V _{OUT} = 3.3 V (Power-Save Mode)	Figure 3
	vs Output Current V _{OUT} = 3.3 V (Forced PWM Mode)	Figure 4
	vs Output Current V _{OUT} = 1.8 V (Forced PWM Mode)	Figure 5
Output Voltage	vs Output Current V _{OUT} = 1.8 V (Power-Save Mode)	Figure 6
	vs Output Current V _{OUT} = 3.3 V (Forced PWM Mode)	Figure 7
	vs Output Current V _{OUT} = 3.3 V (Power-Save Mode)	Figure 8
Transient Pohovier	PFM to PWM to PFM Load Transient	Figure 9
	PWM Load Transient	Figure 10
	PFM Line Transient	Figure 11
Transient benavior	PWM Line Transient	Figure 12
	Typical Performance – PFM Mode	Figure 13
	Typical Performance – PWM Mode	Figure 14
Shutdown Current	into VIN vs. Input Voltage	Figure 15
Quiescent Current	vs Input Voltage	Figure 16
Static Drain-Source On-State	va Input Valtaga	Figure 17
Resistance	vs Input Voltage	Figure 18


Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated

















7 Parameter Measurement Information





8 Detailed Description


8.1 Overview

The TPS62590-Q1 step-down converter operates with typically 2.25-MHz fixed-frequency pulse-width modulation (PWM) at moderate to heavy load currents. At light load currents, the converter can automatically enter power-save mode and operates then in PFM mode.

During PWM mode, the converter uses a unique fast-response voltage-mode controller scheme with input-voltage feed-forward to achieve good line and load regulation, allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the high-side MOSFET switch is turned on. The current flows now from the input capacitor via the high-side MOSFET switch through the inductor to the output capacitor and load. During this phase, the current ramps up until the PWM comparator trips and the control logic turns off the switch. The current-limit comparator also turns off the switch if the current limit of the high-side MOSFET switch is exceeded. After a dead time preventing shoot-through current, the low-side MOSFET rectifier is turned on and the inductor current ramps down. The current flows now from the inductor to the output capacitor and to the load. It returns to the inductor through the low-side MOSFET rectifier.

The next cycle is initiated by the clock signal again turning off the low-side MOSFET rectifier and turning on the high-side MOSFET switch.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 **Enable**

The device is enabled setting EN pin to high. During start-up time $t_{Start\ Up}$, the internal circuits are settled. Afterwards, the device activates the soft-start circuit. The EN input can be used to control power sequencing in a system with various dc/dc converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and get a sequencing of supply rails. With EN = GND, the device enters shutdown mode. In this mode, all circuits are disabled. In fixed-output-voltage versions, the internal resistor divider network is disconnected from the FB pin.

Copyright © 2010–2015, Texas Instruments Incorporated

Submit Documentation Feedback

(1)



Feature Description (continued)

8.3.2 Mode Selection

The MODE pin allows mode selection between forced PWM mode and power-save mode.

Connecting this pin to GND enables the power-save mode with automatic transition between PWM and PFM modes. Pulling the MODE pin high forces the converter to operate in fixed-frequency PWM mode even at light load currents. This allows simple filtering of the switching frequency for noise-sensitive applications. In this mode, the efficiency is lower compared to the power-save mode during light loads.

The condition of the MODE pin can be changed during operation and allows efficient power management by adjusting the operation mode of the converter to the specific system requirements.

8.3.3 Soft Start

The TPS62590-Q1 has an internal soft-start circuit that controls the ramp-up of the output voltage. The output voltage ramps up from 5% to 95% of its nominal value within typically 250 µs. This limits the inrush current in the converter during ramp-up and prevents possible input voltage drops when a battery or high-impedance power source is used. The soft-start circuit is enabled within start-up time t_{Start Up}.

8.3.4 Short-Circuit Protection

The high-side and low-side MOSFET switches are short-circuit protected with maximum switch current = I_{LIMF} . The current in the switches is monitored by current-limit comparators. Once the current in the high-side MOSFET switch exceeds the threshold of its current-limit comparator, it turns off and the low-side MOSFET switch is activated to ramp down the current in the inductor and high-side MOSFET switch. The high-side MOSFET switch can only turn on again once the current in the low-side MOSFET switch has decreased below the threshold of its current-limit comparator.

8.3.5 100% Duty-Cycle Low-Dropout Mode

The device starts to enter 100% duty-cycle mode once the input voltage comes close the nominal output voltage. To maintain the output voltage, the high-side MOSFET switch is turned on 100% for one or more cycles.

With further decreasing VIN, the high-side MOSFET switch is turned on completely. In this case, the converter offers a low input-to-output voltage difference. This is particularly useful in battery-powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

 $V_{IN}min = V_{O}max + I_{O}max \times (r_{DS(on)}max + R_{L})$

with

- V_Omax = nominal output voltage plus maximum output-voltage tolerance
- I_Omax = maximum output current plus inductor ripple current
- $r_{DS(on)}$ max = maximum P-channel switch $r_{DS(on)}$
- R_L = DC-resistance of the inductor

8.3.6 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery and disables the output stage of the converter. The undervoltage lockout threshold is typically 1.85 V with falling $V_{\rm IN}$.

8.3.7 Thermal Shutdown

As soon as the junction temperature T_J exceeds 140°C (typical) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.



8.4 Device Functional Modes

8.4.1 Power-Save Mode

The power-save mode is enabled with the MODE pin set to low level. If the load current decreases, the converter enters power-save mode automatically. During power-save mode, the converter skips switching and operates with reduced frequency in PFM mode with a minimum quiescent current to maintain high efficiency. The converter positions the output voltage 1% above the nominal output voltage typically. This voltage positioning feature minimizes voltage drops caused by a sudden load step.

The transition from PWM mode to PFM mode occurs once the inductor current in the low-side MOSFET switch becomes zero, which indicates discontinuous-conduction mode.

During the power-save mode, the output voltage is monitored with a PFM comparator. As the output voltage falls below the PFM comparator threshold of VOUT nominal + 1%, the device starts a PFM current pulse. For this, the high-side MOSFET switch turns on and the inductor current ramps up. After the on-time expires, the switch is turned off and the low-side MOSFET switch is turned on until the inductor current becomes zero.

The converter effectively delivers a current to the output capacitor and the load. If the load is below the delivered current, the output voltage rises. If the output voltage is equal to or higher than the PFM comparator threshold, the device stops switching and enters a sleep mode with typical 15-µA current consumption.

If the output voltage is still below the PFM comparator threshold, a sequence of further PFM current pulses is generated until the PFM comparator threshold is reached. The converter starts switching again once the output voltage drops below the PFM comparator threshold.

With a fast single-threshold comparator, the output voltage ripple during PFM mode can be kept small. The PFM pulse is time-controlled, which allows modifying the charge transferred to the output capacitor by the value of the inductor. The resulting PFM output voltage ripple and PFM frequency depend in first order on the size of the output capacitor and the inductor value. Increasing output capacitor values and inductor values minimizes the output ripple. The PFM frequency decreases with smaller inductor values and increases with larger values.

The PFM mode is left and PWM mode entered in case the output current can no longer be supported in PFM mode. The power-save mode can be disabled by setting the MODE pin to high. The converter then operates in fixed-frequency PWM mode.

8.4.2 Dynamic Voltage Positioning

This feature reduces the voltage under- and overshoots at load steps from light to heavy load and vice versa. It is active in power-save mode and regulates the output voltage 1% higher than the nominal value. This provides more headroom for both the voltage drop at a load step, and the voltage increase at a load throw-off.




Figure 19. Operation In Power-Save Mode

Copyright © 2010–2015, Texas Instruments Incorporated

Submit Documentation Feedback



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS62590-Q1 device is a highly efficient, synchronous step-down, DC-DC converter with an adjustable output voltage and an output current of up to 1 A. The device can be used in buck converter applications with an input range from 2.5 V to 6 V. The TPS62590-Q1 device is optimized for space constrained applications and consumes 15-µA current (typ) in power-save mode.

9.2 Typical Application




Figure 20. TPS62590-Q1DRV Adjustable 1.8 V




Figure 21. TPS62590-Q1DRV Adjustable 3.3 V

9.2.1 Design Requirements

The input voltage for this device must be from 2.5 V to 6 V. The output voltage must be set using an external voltage divider. The internal compensation network of the device is optimized for an LC output filter that is composed of a 2.2-µH inductor and a 10-µF ceramic capacitor with a external feed-forward capacitor of 22 pF. The *Recommended Operating Conditions* table specifies the allowed range for input voltages, output voltages, output current, output inductor and output buffer capacitor. The values listed in this table must be followed when designing the regulator. Low-ESR ceramic capacitors should be used at the input and output for better filtering and ripple performance. The *Detailed Design Procedure* section provides the necessary equations and guidelines for selecting external components for this regulator.



Typical Application (continued)

9.2.2 Detailed Design Procedure

Table 2 lists the recommended components for the circuit shown in *Parameter Measurement Information*.

Table 2. List of Components

COMPONENT REFERENCE	PART NUMBER	MANUFACTURER	VALUE			
C _{IN}	GRM188R60J106M	Murata	10-μF, 6.3-V. X5R ceramic			
C _{OUT}	GRM188R60J106M	Murata	10-μF, 6.3-V. X5R ceramic			
C ₁		Murata	22-pF, ceramic			
L ₁	LPS3015	Coilcraft	2.2 μH, 110 mΩ			
R ₁ , R ₂	Values depending on the programmed output voltage					

9.2.2.1 Output Voltage Setting

The output voltage can be calculated to:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where

(2)

To minimize the current through the feedback divider network, R2 should be 180 k Ω or 360 k Ω . The sum of R1 and R2 should not exceed approximately 1 M Ω , to keep the network robust against noise.

9.2.2.2 External Feed-Forward Capacitor

An external feedforward capacitor C1 is required for optimum load-transient response. The value of C1 should be in the range between 22 pF and 33 pF.

9.2.2.3 Output Filter Design (Inductor and Output Capacitor)

The *Recommended Operating Conditions* table lists the allowed range of inductor and capacitor. For stable operation, L and C values of the output filter should not fall below 1-µH effective inductance and 3.5-µF effective capacitance.

9.2.2.3.1 Inductor Selection

The inductor value has a direct effect on the ripple current. The selected inductor must be rated for its DC resistance and saturation current. The inductor ripple current (ΔI_L) decreases with higher inductance and increases with higher V_L or V_C .

The inductor selection also impacts the output-voltage ripple in PFM mode. Higher inductor values lead to lower output-voltage ripple and higher PFM frequency; lower inductor values lead to a higher output-voltage ripple but lower PFM frequency.

Copyright © 2010–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Equation 3 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 4. This is recommended because during heavy load transients the inductor current rises above the calculated value.

$$\Delta I_{L} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f}$$
(3)

$$I_{L}max = I_{OUT}max + \frac{\Delta I_{L}}{2}$$

where

- f = Switching frequency (2.25 MHz, typical)
- L = Inductor Value
- ΔI_1 = Peak-to-peak inductor ripple current

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter.

Accepting larger values of ripple current allows the use of low inductance values, but results in higher output voltage ripple, greater core losses, and lower output-current capability.

The total losses of the coil have a strong impact on the efficiency of the dc/dc conversion and consist of both the losses in the dc resistance ($R_{(DC)}$) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- · Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

9.2.2.3.2 Output Capacitor Selection

The advanced fast-response voltage-mode control scheme of the TPS62590-Q1 allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output-voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At nominal load current, the device operates in PWM mode, and the RMS ripple current is calculated as:

$$I_{RMSC_{OUT}} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(5)

The overall output voltage ripple under the same conditions is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{OUT} = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f} \times \left(\frac{1}{8 \times Cout \times f} + ESR\right)$$
(6)

At light load currents, the converter operates in power-save mode, and the output-voltage ripple is dependent on the output capacitor and inductor values. Larger output capacitor and inductor values minimize the voltage ripple in PFM mode and tighten dc output accuracy in PFM mode.

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



9.2.2.3.3 Input Capacitor Selection

The buck converter has a natural pulsating input current; therefore, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a 10-µF ceramic capacitor is recommended. The input capacitor can be increased without any limit for better input voltage filtering.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or V_{IN} step on the input can induce ringing at the V_{IN} pin. The ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

9.2.3 Application Curves




Figure 22. Efficiency vs Output Current for V_{OUT} = 1.8 V (Power-Save Mode)




Figure 23. Efficiency vs Output Current for V_{OUT} = 1.8 V (Forced PWM Mode)




Figure 24. Efficiency vs Output Current for V_{OUT} = 3.3 V (Power-Save Mode)





Figure 25. Efficiency vs Output Current for V_{OUT} = 3.3 V (Forced PWM Mode)





10 Power Supply Recommendations

The TPS62590-Q1 device is designed to operate for an input voltage range from 2.5 V to 6 V. For the VIN pin, TI recommends a low ESR ceramic capacitor with a typical value of 10 μ F for most applications. Capacitance derating for aging, temperature, and DC bias must be taken into account while determining the capacitor value.

Submit Documentation Feedback

Copyright © 2010–2015, Texas Instruments Incorporated



Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues, and EMI problems.

The following list details some generic layout guidelines for the TPS62590-Q1 device:

- It is critical to provide a low-inductance, low-impedance ground path and hence use wide and short traces for the main current paths.
- The input capacitor, output capacitor, and inductor should be placed as close as possible to the IC pins.
- Connect the GND pin of the device to the thermal pad of the PCB and use this pad as a star point.
- Use a common power GND node and a different node for the signal GND to minimize the effects of ground noise. Connect these ground nodes together at the thermal pad (star point) underneath the IC.
- Keep the traces to the GND pin, coming from small-signal components and the high current of the output capacitors, as short as possible to avoid ground noise.
- The output feedback line should be connected close to the output capacitor and routed away from noisy components and traces (for example, the SW line).
- Trace to the FB pin from voltage divider resistors center point should be as short as possible and should be away from noise sources, such as the inductor or the SW line.
- Add multiple thermal via's on the device thermal pad for better thermal performance.

11.2 Layout Example




Figure 30. Layout

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.2 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS62590TDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	QWT	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62590-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

• Catalog: TPS62590

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Nov-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62590TDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62590TDRVRQ1	WSON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Nov-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62590TDRVRQ1	WSON	DRV	6	3000	210.0	185.0	35.0
TPS62590TDRVRQ1	WSON	DRV	6	3000	213.0	191.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.





NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.





NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated