

🕳 Order

Now





ZHCS862E - MARCH 2012 - REVISED MAY 2017

Reference

Design

## TPS62125 使能阈值和迟滞可调节的 3V 至 17V、300mA 降压转换器

Technical


Documents

## 1 特性

- 宽输入电压范围: 3V 至 17V
- 具有可调节阈值和迟滞的输入电源电压监控器 (SVS),仅消耗 6µA 静态电流
- 1.2V 至 10V 宽输出电压范围
- 静态电流典型值为 13µA
- 关断电流典型值为 350nA
- 无缝转换节能模式
- DCS-Control™机制
- 低输出纹波电压
- 高达 1MHz 的开关频率
- 在 V<sub>IN</sub>和 V<sub>OUT</sub>范围内的最高效率
- 与 TPS62160/70 引脚到引脚兼容
- 100% 占空比模式
- 电源正常开漏输出
- 输出放电功能
- 2mm x 2mm、8 引脚晶圆级小外形无引线 (WSON) 小型封装

### 2 应用

- 嵌入式处理
- 由 4 节碱性电池、1 至 4 节锂离子电池供电的 应用
- 9V 至 15V 待机电源
- 能量采集
- 逆变器(负 V<sub>OUT</sub>)



#### 典型应用电路原理图

#### 3 说明

🥭 Tools &

Software

TPS62125 器件是一款高效同步降压转换器,针对低 功耗/超低功耗 应用 进行了优化,输出电流高达 300mA。该器件的宽输入电压范围为 3V 至 17V,可 支持由 4 节碱性电池、1 至 4 节锂离子电池串联配置 以及 9V 至 15V 电压供电的 应用的输出电流传感电阻 器和运算放大器而得以实现。该器件具备一个精密的低 功耗使能比较器,其可用作输入电源电压监视器 (SVS),以满足系统特定的上电和断电要求。该使能比 较器仅消耗 6µA 静态电流并 具备 典型值为 1.2V 的精 确阈值以及可调节迟滞。借助此特性,该转换器能够从 由太阳能板或者电流回路等高阻抗源供电的储能电容中 提取电能,以生成电源轨。凭借其 DCS-Control 机 制,该转换器可在节能模式下运行,从而在整个负载电 流范围内保持最高效率。在轻载条件下,该转换器能够 以脉频调制 (PFM) 模式运行并在负载电流较大时自动 无缝转换至脉宽调制 (PWM) 模式。该 DCS-Control™ 机制已针对 PFM 模式下的低输出纹波电压进行了优 化,从而最大限度地降低输出噪声 并 获得优异的交流 负载稳压性能。开漏电源正常输出表示正在对输出电压 进行稳压。

Support &

Community


20

#### 器件信息(1)

器件型号	封装	封装尺寸(标称值)
TPS62125	WSON (8)	2.00mm x 2.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 效率与输入电压间的关系



## 目录

1	特性	
2	应用	
3	说明	
4	修订	历史记录
5	Pin	Configuration and Functions
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics 5
	6.6	Typical Characteristics 7
7	Deta	ailed Description
	7.1	Overview
	7.2	Functional Block Diagram 9
	7.3	Feature Description 10
	7.4	Device Functional Modes 10

## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

CI	hanges from Revision D (July 2015) to Revision E	Page
•	Added SW node AC abs max ratings	4

### Changes from Revision C (December 2013) to Revision D

• 已添加 引脚配置和功能部分, ESD 额定值表, 特性 说明 部分, 器件功能模式, 应用和实施部分, 电源相关建议部分, 布局部分, 器件和文档支持部分以及机械、封装和可订购信息部分......1

8	ilaaA	cation and Implementation	
		Application Information 13	
		Typical Application 13	
	8.3	System Examples 26	
9	Powe	er Supply Recommendations 28	
10	Layo	ut	
	10.1	Layout Guidelines	
	10.2	Layout Example 28	
11	器件	和文档支持 29	
	11.1	器件支持	
	11.2	接收文档更新通知 29	
	11.3	社区资源 29	
	11.4	商标	
	11.5	静电放电警告 29	
	11.6	Glossary 29	
12	机械	、封装和可订购信息 29	




www.ti.com.cn

Page

2



## 5 Pin Configuration and Functions



#### **Pin Functions**

PIN NAME NO.		1/0	DESCRIPTION			
		I/O	DESCRIPTION			
EN 3 IN		IN	Input pin for the enable comparator. Pulling this pin to GND turns the device into shutdown mode. The DC/DC converter is enabled once the rising voltage on this pin trips the enable comparator threshold, $V_{TH \ EN \ ON}$ of typ. 1.2 V. The DC/DC converter is turned off once a falling voltage on this pin trips the threshold, $V_{TH \ EN \ OFF}$ of typ. 1.15 V. The comparator threshold can be increased by connecting an external resistor to pin EN_hys. See also application section. This pin must be terminated.			
EN_hys	EN_hys 4 OUT		Enable hysteresis open-drain output. This pin is pulled to GND when the voltage on the EN pin is below the comparator threshold $V_{TH \ EN \ ON}$ of typ. 1.2 V and the comparator has not yet tripped. The pin is high impedance once the enable comparator has tripped and the voltage at the pin EN is above the threshold $V_{TH \ EN \ ON}$ . The pin is pulled to GND once the falling voltage on the EN pin trips the threshold $V_{TH \ EN \ OFF}$ (1.15 V typical). This pin can be used to increase the hysteresis of the enable comparator. If not used, tie this pin to GND, or leave it open.			
FB	5	IN	This is the feedback pin for the regulator. An external resistor divider network connected to this pin sets the output voltage. In case of fixed output voltage option, the resistor divider is integrated and the pin need to be connected directly to the output voltage.			
GND	1	PWR	GND supply pin.			
PG	8	OUT	Open drain power good output. This pin is internally pulled to GND when the device is disabled or the output voltage is below the PG threshold. The pin is floating when the output voltage is in regulation and above the PG threshold. For power good indication, the pin can be connected via a pull up resistor to a voltage rail up to 10. The pin can sink a current up to 0.4 mA and maintain the specified high/low voltage levels. It can be used to discharge the output capacitor with up to 10 mA. In this case the current into the pin must be limited with an appropriate pull up resistor. More details can be found in the application section. If not used, leave the pin open, or connect to GND.			
SW	7	OUT	This is the switch pin and is connected to the internal MOSFET switches. Connect the inductor to this pin. Do not tie this pin to VIN, VOUT or GND.			
VIN	2	PWR	V <sub>IN</sub> power supply pin.			
VOS	6	IN	This is the output voltage sense pin for the DCS-Control circuitry. This pin must be connected to the output voltage of the DC/DC converter.			
Exposed Thermal PAD	-	-	This pad must be connected to GND.			

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
	VIN	-0.3	20	V
	SW (DC)	-0.3	V <sub>IN</sub> + 0.3V	V
	SW (AC, less than 10ns) <sup>(3)</sup>	-3.0	23.5	V
Pin voltage <sup>(2)</sup>	EN	-0.3	V <sub>IN</sub> + 0.3	V
	FB	-0.3	3.6	V
	VOS, PG	-0.3	12	V
	EN_hys	-0.3	7	V
Power good sink current	I <sub>PG</sub>		10	mA
EN_hys sink current	I <sub>EN_hys</sub>		3	mA
Maximum operating jun		-40	125	°C
Storage temperature, T	stg	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal GND.

(3) While switching

### 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Supply voltage		3		17	V
		$3 V \le V_{IN} < 6 V$			200	~ ^
	Output current capability	$6 \text{ V} \leq \text{V}_{\text{IN}} \leq 17 \text{ V}$			300	mA
T <sub>A</sub>	Operating ambient temperature	e <sup>(1)</sup> (Unless Otherwise Noted)	-40		85	°C
TJ	Operating junction temperature	э,	-40		125	°C

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T<sub>A(max)</sub>) is dependent on the maximum operating junction temperature (T<sub>J(max)</sub>) and the maximum power dissipation of the device in the application (P<sub>D(max)</sub>); for more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.4 Thermal Information

		TPS62125	
	THERMAL METRIC <sup>(1)</sup>	DSG (WSON)	UNIT
		8 PINS	
$R_{ hetaJA}$	Junction-to-ambient thermal resistance	65.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	93.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30.1	°C/W
ΨJT	Junction-to-top characterization parameter	0.5	°C/W
Ψјв	Junction-to-board characterization parameter	47.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



#### 6.5 Electrical Characteristics

 $T_{A}$  = –40°C to 85°C, typical values are at  $T_{A}$  = 25°C (unless otherwise noted),  $V_{IN}$  = 12 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
		SUPPLY							
V <sub>IN</sub>	Input voltage range <sup>(1)</sup>		3		17	V			
V <sub>OUT</sub>	Output voltage range		1.2		10	V			
		$I_{OUT} = 0$ mA, device not switching, EN = $V_{IN}$ , regulator sleeps		13	23	μA			
l <sub>Q</sub>	Quiescent current	$I_{OUT}$ = 0 mA, device switching, $V_{IN}$ = 7.2 V, $V_{OUT}$ = 1.2 V, L = 22 $\mu H$		14		μA			
		$V_{IN}$ = 5 V, EN = 1.1 V, enable comparator active, device DC/DC converter off		6	11	μA			
I <sub>Active</sub>	Active mode current consumption	$V_{IN} = 5 V = V_{OUT}$ , $T_A = 25^{\circ}$ C, high-side MOSFET switch fully turned on (100% mode)		230	275	μA			
I <sub>SD</sub>	Shutdown current <sup>(2)</sup>	Enable comparator off, EN < 0.4 V, $V_{OUT} = SW = 0 V$ , $V_{IN} = 5 V$		0.35	2.4	μA			
M		Falling V <sub>IN</sub>		2.8	2.85	V			
V <sub>UVLO</sub>	Undervoltage lockout threshold	Rising V <sub>IN</sub>		2.9	2.95	V			
	ENABLE COMPAR	ATOR THRESHOLD AND HYSTERESIS (EN, EN_hys	5)		1				
V <sub>TH EN ON</sub>	EN pin threshold rising edge				1.24	V			
V <sub>TH EN OFF</sub>	EN pin threshold falling edge	3 V ≤ V≤ 17 V	1.12	1.15	1.19	V			
V <sub>TH EN Hys</sub>	EN pin hysteresis <sub>IN</sub>	_		50		mV			
I <sub>IN EN</sub>	Input bias current into EN pin	EN = 1.3 V		0	50	nA			
V <sub>EN_hyst</sub>	EN_hys pin output low	I <sub>EN hyst</sub> = 1 mA, EN = 1.1 V			0.4	V			
IIN EN_hyst	Input bias current into EN_hyst pin	EN_hyst = 1.3 V		0	50	nA			
,		POWER SWITCH	•						
	High-side MOSFET ON-resistance	V <sub>IN</sub> = 3 V, I = 100 mA		2.4	4				
_		V <sub>IN</sub> = 12 V, I = 100 mA		1.5	2.6	δ			
R <sub>DS(ON)</sub>		V <sub>IN</sub> = 3 V, I = 100 mA		0.75	1.3				
	Low-side MOSFET ON-resistance	V <sub>IN</sub> = 12 V, I = 100 mA		0.6	1	1			
I <sub>LIMF</sub>	Switch current limit high-side MOSFET	V <sub>IN</sub> = 12 V	600	750	900	mA			
-	Thermal shutdown	Increasing junction temperature		150		°C			
T <sub>SD</sub>	Thermal shutdown hysteresis	Decreasing junction temperature		20		°C			
		OUTPUT	1						
t <sub>ONmin</sub>	Minimum ON-time	V <sub>IN</sub> = 5 V, V <sub>OUT</sub> = 2.5 V		500		ns			
t <sub>OFFmin</sub>	Minimum OFF-time	$V_{IN} = 5 V$		60		ns			
V <sub>REF_FB</sub>	Internal reference voltage of error amplifier			0.808		V			
	Feedback voltage accuracy	Referred to internal reference (V <sub>REF_FB</sub> )	-2.5%	0%	2.5%				
V <sub>FB</sub>	Feedback voltage line regulation	$I_{OUT} = 100 \text{ mA}, 5 \text{ V} \le \text{V}_{IN} \le 17 \text{ V}, \text{V}_{OUT} = 3.3 \text{ V}^{(3)}$		-0.05		%/V			
¥FВ	Feedback voltage load regulation	$V_{OUT}$ = 3.3 V; $I_{OUT}$ = 1 mA to 300 mA, $V_{IN}$ = 12 $V^{(3)}$		-0.00 4		%/mA			
I <sub>IN_FB</sub>	Input bias current into FB pin	V <sub>FB</sub> = 0.8 V		0	50	nA			
t <sub>Start</sub>	Regulator start-up timeTime from EN high to device starts switching, $V_{IN} = 5 V$			50		μs			
t <sub>Ramp</sub>	Output voltage ramp time	Time to ramp up $V_{OUT} = 1.8$ V, no load200							
I <sub>LK_SW</sub>	Leakage current into SW pin $^{(4)}$ VOS = $V_{IN} = V_{SW} = 1.8$ V, EN = GND, device in			1.8	2.85	μA			
I <sub>IN_VOS</sub>	Bias current into VOS pin	shutdown mode		0	50	nA			

(1) The part is functional down to the falling UVLO (Undervoltage Lockout) threshold

Current into VIN pin (2)

(3)  $V_{OUT} = 3.3 \text{ V}, \text{ L} = 15 \ \mu\text{H}, \text{ C}_{OUT} = 10 \ \mu\text{F}$ (4) An internal resistor divider network with typ. 1 M $\Omega$  total resistance is connected between SW pin and GND.

Copyright © 2012–2017, Texas Instruments Incorporated

TEXAS INSTRUMENTS

www.ti.com.cn


## **Electrical Characteristics (continued)**

 $T_{A}$  = –40°C to 85°C, typical values are at  $T_{A}$  = 25°C (unless otherwise noted),  $V_{IN}$  = 12 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		POWER GOOD OUTPUT (PG)				
N/ Development three held with an		Rising V <sub>FB</sub> feedback voltage	93%	95%	97%	
V <sub>TH_PG</sub>	Power good threshold voltage	Falling V <sub>FB</sub> feedback voltage	87%	90%	93%	
V <sub>OL</sub>	PG pin output low voltage	Current into PG pin I <sub>PG</sub> = 0.4 mA			0.3	V
V <sub>OH</sub>	PG pin output high voltage	Open drain output, external pullup resistor			10	V
I <sub>IN_PG</sub>	Bias current into PG pin	V <sub>(PG)</sub> = 3 V, EN = 1.3 V, FB = 0.85 V		0	50	nA




#### 6.6 Typical Characteristics



**TPS62125** ZHCS862E – MARCH 2012–REVISED MAY 2017 NSTRUMENTS

**EXAS** 

## **Typical Characteristics (continued)**






### 7 Detailed Description

#### 7.1 Overview

The TPS62125 high-efficiency synchronous switch mode buck converter includes TI's DCS-Control (Direct Control with Seamless Transition into Power-Save Mode), an advanced regulation topology, which combines the advantages of hysteretic and voltage mode control. Characteristics of DCS-Control are excellent AC load regulation and transient response, low-output ripple voltage and a seamless transition between PFM and PWM mode operation.

DCS-Control includes an AC loop which senses the output voltage (VOS pin) and directly feeds the information to a fast comparator stage. This comparator sets the switching frequency, which is constant for steady state operating conditions, and provides immediate response to dynamic load changes. In order to achieve accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors. The DCS-Control topology supports pulse width modulation (PWM) mode for medium and high load conditions and a power-save mode at light loads. During PWM mode, it operates in continuous conduction. The switch frequency is up to 1 MHz with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter seamless enters power-save mode to maintain high efficiency down to very light loads. In power-save mode the switching frequency varies linearly with the load current. Because DCS-Control supports both operation modes within one single building block, the transition from PWM to power-save mode is seamless without effects on the output voltage. The TPS62125 offers both excellent DC voltage and superior load transient regulation, combined with very low-output voltage ripple, minimizing interference with RF circuits.

At high load currents the converter operates in quasi fixed frequency PWM mode operation and at light loads in pulse frequency modulation (PFM) mode to maintain highest efficiency over the full load current range. In PFM mode, the device generates a single switching pulse to ramp up the inductor current and recharge the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve a quiescent current of typically 13 µA. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current.



#### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 Undervoltage Lockout

In addition to the EN comparator, the device includes an under-voltage lockout circuit which prevents the device from misoperation at low input voltages. Both circuits are fed to an AND gate and prevents the converter from turning on the high-side MOSFET switch or low-side MOSFET under undefined conditions. The UVLO threshold is set to 2.9 V typical for rising V<sub>IN</sub> and 2.8 V typical for falling V<sub>IN</sub>. The hysteresis between rising and falling UVLO threshold ensures proper start-up. Fully functional operation is permitted for an input voltage down to the falling UVLO threshold level. The converter starts operation again once the input voltage trips the rising UVLO threshold level and the voltage at the EN pin trips  $V_{TH_{EN_oN}}$ .

#### 7.3.2 Enable Comparator (EN / EN\_hys)

The EN pin is connected to an on/shutdown detector (ON/SD) and an input of the enable comparator. With a voltage level of 0.4 V or less at the EN pin, the ON/SD detector turns the device into Shutdown mode and the quiescent current is reduced to typically 350 nA. In this mode the EN comparator as well the entire internalcontrol circuitry are switched off. A voltage level of typical 900 mV (rising) at the EN pin triggers the on/shutdown detector and activates the internal reference  $V_{REF}$  (typical 1.2 V), the EN comparator and the UVLO comparator. In applications with slow rising voltage levels at the EN pin, the quiescent current profile before this trip point needs to be considered, see Figure 3. Once the ON/SD detector has tripped, the quiescent current consumption of the device is typical 6  $\mu$ A. The TPS62125 starts regulation once the voltage at the EN pin trips the threshold  $V_{EN_TH ON}$  (typical 1.2 V) and the input voltage is above the UVLO threshold. It enters softstart and ramps up the output voltage. For proper operation, the EN pin must be terminated and must not be left floating. The quiescent current consumption of the TPS62125 is typical 13  $\mu$ A under no load condition (not switching). See Figure 1. The DC/DC regulator stops operation once the voltage on the EN pin falls below the threshold  $V_{EN_TH OFF}$  (typical 1.15 V) or the input voltage falls below UVLO threshold. The enable comparator features a built in hysteresis of typical 50 mV. This hysteresis can be increased with an external resistor connected to pin EN\_hys.

#### 7.3.3 Power Good Output and Output Discharge (PG)

The power good output (PG pin) is an open drain output. The circuit is active once the device is enabled. It is driven by an internal comparator connected to the FB pin voltage and an internal reference. The PG output provides a high level (open drain high impedance) once the feedback voltage exceeds typical 95% of its nominal value. The PG output is driven to low level once the FB pin voltage falls below typical 90% of its nominal value  $V_{\text{REF}-\text{FB}}$ . The PG output goes high (high impedance) with a delay of typically 2 µs. A pull up resistor is needed to generate a high level. The PG pin can be connected via a pull up resistors to a voltage up to 10 V. This pin can also be used to discharge the output capacitor. See section Application Information for more details.

The PG output is pulled low if the voltage on the EN pin falls below the threshold  $V_{EN_{TH} OFF}$  or the input voltage is below the undervoltage lockout threshold UVLO.

#### 7.3.4 Thermal Shutdown

As soon as the junction temperature,  $T_J$ , exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned-off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

### 7.4 Device Functional Modes

#### 7.4.1 Pulse Width Modulation (PWM) Operation

The TPS62125 operates with pulse width modulation in continuous conduction mode (CCM) with a nominal switching frequency of about 1 MHz. The frequency variation in PWM mode is controlled and depends on  $V_{IN}$ ,  $V_{OUT}$  and the inductance. The device operates in PWM mode as long the output current is higher than half the inductor's ripple current. To maintain high efficiency at light loads, the device enters power-save mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half the inductor's ripple current.



#### **Device Functional Modes (continued)**

#### 7.4.2 Power-Save Mode

With decreasing load current, the TPS62125 transitions seamlessly from PWM mode to power-save mode once the inductor current becomes discontinuous. This ensures a high efficiency at light loads. In power-save mode the converter operates in pulse frequency modulation (PFM) mode and the switching frequency decreases linearly with the load current. DCS-Control features a small and predictable output voltage ripple in power-save mode. The transition between PWM mode and power-save mode occurs seamlessly in both directions.

The minimum ON-time T<sub>ONmin</sub> for a single pulse can be estimated by:

$$T_{ON} = \frac{V_{OUT}}{V_{IN}} \times 1\mu s \tag{1}$$

Therefore the peak inductor current in PFM mode is approximately:

$$I_{LPFMpeak} = \frac{(V_{IN} - V_{OUT})}{L} \times T_{ON}$$

where

- $T_{ON}$ : High-side MOSFET switch on time [µs]
- V<sub>IN</sub>: Input voltage [V]
- V<sub>OUT</sub>: Output voltage [V]
- L : Inductance [µH]
- I<sub>LPFMpeak</sub> : PFM inductor peak current [mA]

The transition from PFM mode to PWM mode operation and back occurs at a load current of approximately 0.5 x ILPFMpeak.

The maximum switching frequency can be estimated by:

$$f_{SW\max} \approx \frac{1}{1\mu s} = 1MHz$$

#### 7.4.3 100% Duty Cycle Low Dropout Operation

The device increases the ON-time of the high-side MOSFET switch as the input voltage comes close to the output voltage in order to keep the output voltage in regulation. This reduces the switching frequency.

With further decreasing input voltage VIN, the high-side MOSFET switch is turned on completely. In this case, the converter provides a low input-to-output voltage difference. This is particularly useful in applications with a widely variable supply voltage to achieve longest operation time by taking full advantage of the whole supply voltage span.

The minimum input voltage to maintain output voltage regulation depends on the load current and output voltage, and can be calculated as:

$$V_{\text{Im}\,in} = V_{OUT\,\min} + I_{OUT} \times (R_{DSON\,\max} + R_L)$$

where

- IOUT: Output current
- R<sub>DS(ON)max</sub>: Maximum high-side switch R<sub>DS(ON)</sub>
- R<sub>1</sub>: DC resistance of the inductor
- V<sub>OUTmin</sub>: Minimum output voltage the load can accept

#### 7.4.4 Soft-Start

The TPS62125 has an internal soft-start circuit which controls the ramp up of the output voltage and limits the inrush current during start-up. This limits input voltage drop.

(4)

(3)

(2)



#### **Device Functional Modes (continued)**

The soft-start system generates a monotonic ramp up of the output voltage and reaches an output voltage of 1.8 V typical within 240 µs after the EN pin was pulled high. For higher output voltages, the ramp up time of the output voltage can be estimated with a ramp up slew rate of about 12 mV/us. TPS62125 is able to start into a prebiased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value. In case the output voltage is higher than the nominal value, the device starts switching once the output has been discharged by an external load or leakage current to its nominal output voltage value.

During start-up the device can provide an output current of half of the high-side MOSFET switch current limit  $I_{LIMF}$ . Large output capacitors and high load currents may exceed the current capability of the device during start-up. In this case the start-up ramp of the output voltage will be slower.

#### 7.4.5 Short-Circuit Protection

The TPS62125 integrates a high-side MOSFET switch current limit,  $I_{LIMF}$ , to protect the device against a short circuit. The current in the high-side MOSFET switch is monitored by a current limit comparator and once the current reaches the limit of  $I_{LIMF}$ , the high-side MOSFET switch is turned off and the low-side MOSFET switch is turned on to ramp down the inductor current. The high-side MOSFET switch is turned on again once the zero current comparator trips and the inductor current has become zero. In this case, the output current is limited to half of the high-side MOSFET switch current limit, 0.5 x  $I_{LIMF}$ , typ. 300mA.



### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS62125 is a high-efficiency synchronous step-down converter providing a wide output voltage range from 1.2 V to 10 V.

#### 8.2 Typical Application




Figure 8. TPS62125 3.3-V Output Voltage Configuration

#### 8.2.1 Design Requirements

The device operates over an input voltage range from 3 V to 17 V. The output voltage is adjustable using an external feedback divider.

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Output Voltage Setting

The output voltage can be calculated by:

$$\begin{aligned} V_{OUT} &= V_{REF\_FB} \times \left(1 + \frac{R_1}{R_2}\right) \\ V_{OUT} &= 0.8V \times \left(1 + \frac{R_1}{R_2}\right) \\ R_1 &= R_2 \times \left(\frac{V_{OUT}}{0.8V} - 1\right) \end{aligned}$$

(5)



#### **Typical Application (continued)**


The internal reference voltage for the error amplifier,  $V_{REF_FB}$ , is nominal 0.808 V. However for the feedback resistor divider selection, it is recommended to use the value 0.800 V as the reference. Using this value, the output voltage sets 1% higher and provides more headroom for load transients as well for line and load regulation. The current through the feedback resistors  $R_1$  and  $R_2$  should be higher than 1  $\mu$ A. In applications operating over full temperature range or in noisy environments, this current may be increased for robust operation. However, higher currents through the feedback resistors impact the light load efficiency of the converter.

Table 1 shows a selection of suggested values for the feedback divider network for most common output voltages.

OUTPUT VOLTAGE	1.2 V	1.8 V	3.3 V	5 V	6.7 V	8 V		
R1 [kΩ]	180	300	1800	1100	1475	1800		
R2 [kΩ]	360	240	576	210	200	200		

Table 1. Suggested Values for Feedback Divider Network

8.2.2.2 Enable Threshold and Hysteresis Setting



# Figure 9. Using the Enable Comparator Threshold and Hysteresis for an Input SVS (Supply Voltage Supervisor)

The enable comparator can be used as an adjustable input supply voltage supervisor (SVS) to start and stop the DC/DC converter depending on the input voltage level. The input voltage level,  $V_{IN\_startup}$ , at which the device starts up is set by the resistors  $R_{EN1}$  and  $R_{EN2}$  and can be calculated by :

$$V_{IN\_startup} = V_{EN\_TH\_ON} \times \left(1 + \frac{R_{EN1}}{R_{EN2}}\right) = 1.2V \times \left(1 + \frac{R_{EN1}}{R_{EN2}}\right)$$
(6)

The resistor values  $R_{EN1}$  and  $R_{EN2}$  can be calculated by:

$$R_{EN1} = R_{EN2} \times \left(\frac{V_{IN\_startup}}{V_{EN\_TH\_ON}} - 1\right) = R_{EN2} \times \left(\frac{V_{IN\_startup}}{1.2V} - 1\right)$$
(7)

$$R_{EN2} = \frac{R_{EN1}}{\left(\frac{V_{IN\_startup}}{V_{EN\_TH\_ON}} - 1\right)} = \frac{R_{EN1}}{\left(\frac{V_{IN\_startup}}{1.2V} - 1\right)}$$
(8)



The input voltage level  $V_{IN\_stop}$  at which the device will stop operation is set by  $R_{EN1}$ ,  $R_{EN2}$  and  $R_{EN HYS}$  and can be calculated by:

$$V_{IN\_stop} = V_{EN\_TH\_OFF} \times \left(1 + \frac{R_{EN1}}{R_{EN2} + R_{EN\_hys}}\right) = 1.15V \times \left(1 + \frac{R_{EN1}}{R_{EN2} + R_{EN\_hys}}\right)$$
(9)

The resistor value  $R_{EN_{hys}}$  can be calculated according to:

$$R_{EN\_hys} = \frac{R_{EN1}}{\left(\frac{V_{IN\_stop}}{V_{EN\_TH\_OFF}} - 1\right)} - R_{EN2} = \frac{R_{EN1}}{\left(\frac{V_{IN\_stop}}{1.15V} - 1\right)} - R_{EN2}$$
(10)

The current through the resistors  $R_{EN1}$ ,  $R_{EN2}$ , and  $R_{EN HYS}$  should be higher than 1  $\mu$ A. In applications operating over the full temperature range and in noisy environments, the resistor values can be reduced to smaller values.




Figure 10. Using the EN Comparator as Input SVS for Proper V<sub>OUT</sub> Ramp Up

#### 8.2.2.3 Power Good (PG) Pullup and Output Discharge Resistor

The power good open collector output needs an external pull up resistor to indicate a high level. The pull up resistor can be connected to a voltage level up to 10 V. The output can sink current up to 0.4 mA with specified output low level of less than 0.3 V. The lowest value for the pull up resistor can be calculated by:

$$R_{Pullup\,\min} = \frac{V_{OUT} - 0.3V}{0.0004A}$$




Figure 11. PG Open Collector Output

(11)

ISTRUMENTS

XAS

The PG pin can be used to discharge the output capacitor. The PG output has an internal resistance  $R_{IPG}$  of typical 600  $\Omega$  and minimum 400  $\Omega$ . The maximum sink current into the PG pin is 10 mA. In order to limit the discharge current to the maximum allowable sink current into the PG pin, the external pull up resistor  $R_{Pull up}$  can be calculated to:

$$R_{Pullup\,\min} = \frac{V_{OUT}}{I_{PG_{max}}} - R_{IPG_{min}} = \frac{V_{OUT}}{0.01A} - 400\Omega$$
(12)

In case a negative value is calculated, the external pull up resistor can be removed and the PG pin can be directly connected to the output.

#### 8.2.2.4 Output Filter Design (Inductor and Output Capacitor)

The external components have to fulfill the needs of the application, but also the stability criteria of the devices control loop. The TPS62125 is optimized to work within a range of L and C combinations. The LC output filter inductance and capacitance have to be considered together, creating a double pole, responsible for the corner frequency of the converter. Table 2 can be used to simplify the output filter component selection.

INDUCTOR VALUE	OUTPUT CAPACITOR VALUE [µF] <sup>(2)</sup>										
[µH] <sup>(1)</sup>	10 µF	2 x 10 µF	22 µF	47 µF							
V <sub>OUT</sub> 1.2 V - 1.8 V											
15	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$							
22	$\sqrt{(3)}$	$\checkmark$	$\checkmark$	$\checkmark$							
V <sub>OUT</sub> 1.8 V - 3.3 V											
15	$\sqrt{(3)}$	$\checkmark$	$\checkmark$								
22	$\sqrt{(3)}$	$\checkmark$	$\checkmark$								
V <sub>OUT</sub> 3.3 V - 5 V											
10		$\checkmark$	$\checkmark$	$\checkmark$							
15		$\sqrt{(3)}$	√ <sup>(3)</sup>	$\checkmark$							
22											
V <sub>OUT</sub> 5 V - 10 V		+									
10		√(3)	√(3)	$\checkmark$							
15		$\checkmark$	$\checkmark$	$\checkmark$							
22		$\checkmark$	$\checkmark$								

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by 20% and -30%.

(2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by 20% and -50%.

(3) This LC combination is the standard value and recommended for most applications.

More detailed information on further LC combinations can be found in application note SLVA515.

#### 8.2.2.5 Inductor Selection

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current ( $\Delta I_L$ ) decreases with higher inductance and increases with higher V<sub>IN</sub> or V<sub>OUT</sub> and can be estimated according to Equation 13.

Equation 14 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 14. This is recommended because during heavy load transient the inductor current will rise above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit  $I_{LIMF}$ .

$$\Delta I_L = \frac{(V_{\rm IN} - V_{\rm OUT})}{L} \times T_{\rm ON}$$

(13)



$$I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$

where

- T<sub>ON</sub>: See Equation 1
- L: Inductance
- $\Delta I_L$ : Peak to Peak inductor ripple current
- I<sub>Lmax</sub>: Maximum Inductor current

(14)

In DC/DC converter applications, the efficiency is essentially affected by the inductor AC resistance (i.e. quality factor) and by the inductor DCR value. To achieve high-efficiency operation, take care in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance ( $R_{DC}$ ) and the following frequency-dependent components:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)
- Radiation losses

The following inductor series from different suppliers have been used with the TPS62125.

INDUCTANCE [µH]	DCR [Ω]	DIMENSIONS [mm <sup>3</sup> ]	INDUCTOR TYPE	SUPPLIER
10 / 15	0.33 max / 0.44 max.	3.3 x 3.3 x 1.4	LPS3314	Coilcraft
22	0.36 max.	3.9 x 3.9 x 1.8	LPS4018	Coilcraft
15	0.33 max.	3.0 x 2.5 x 1.5	VLF302515	TDK
10/15	0.44 max / 0.7 max.	3.0 x 3.0 x 1.5	LPS3015	Coilcraft
10	0.38 typ.	3.2 × 2.5 × 1.7	LQH32PN	Murata

#### Table 3. List of Inductors

#### 8.2.2.6 Output Capacitor Selection

Ceramic capacitors with low ESR values provide the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At light load currents the converter operates in power-save mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM mode. In order to achieve specified regulation performance and low-output voltage ripple, the DC-bias characteristic of ceramic capacitors must be considered. The effective capacitance of ceramic capacitors drops with increasing DC-bias voltage. Due to this effect, it is recommended for output voltages above 3.3 V to use at least 1 x 22- $\mu$ F or 2 x 10- $\mu$ F ceramic capacitors on the output.

#### 8.2.2.7 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications, a  $10-\mu$ F ceramic capacitor is recommended. The voltage rating and DC bias characteristic of ceramic capacitors need to be considered. The input capacitor can be increased without any limit for better input voltage filtering.

For applications powered from high impedance sources, a tantalum polymer capacitor should be used to buffer the input voltage for the TPS62125. Tantalum polymer capacitors provide a constant capacitance vs. DC bias characteristic compared to ceramic capacitors. In this case, a 10-µF ceramic capacitor should be used in parallel to the tantalum polymer capacitor to provide low ESR.

#### TEXAS INSTRUMENTS

#### **TPS62125** ZHCS862E – MARCH 2012–REVISED MAY 2017

www.ti.com.cn


Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or  $V_{IN}$  step on the input can induce large ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings. In case the power is supplied via a connector e.g. from a wall adapter, a hot-plug event can cause voltage overshoots on the VIN pin exceeding the absolute maximum ratings and can damage the device, too. In this case a tantalum polymer capacitor or overvoltage protection circuit reduces the voltage overshoot, see Figure 45.

Table 4 shows a list of input/output capacitors.


CAPACITANCE [µF]	SIZE	CAPACITOR TYPE	USAGE	SUPPLIER
10	0805	GRM21B 25V X5R	C <sub>IN</sub> /C <sub>OUT</sub>	Murata
10	0805	GRM21B 16V X5R	C <sub>OUT</sub>	Murata
22	1206	GRM31CR61 16V X5R	C <sub>OUT</sub>	Murata
22	B2 (3.5x2.8x1.9)	20TQC22MYFB	C <sub>IN</sub> / input protection	Sanyo

#### Table 4. List of Capacitors

#### 8.2.3 Application Curves









TEXAS INSTRUMENTS

**TPS62125** ZHCS862E – MARCH 2012 – REVISED MAY 2017









TEXAS INSTRUMENTS








TPS62125






#### **TPS62125**

ZHCS862E - MARCH 2012 - REVISED MAY 2017





**TPS62125** ZHCS862E – MARCH 2012 – REVISED MAY 2017




TEXAS INSTRUMENTS

www.ti.com.cn

#### 8.3 System Examples

#### 8.3.1 TPS62125 5-V Output Voltage Configuration





### 8.3.2 TPS62125 5-V VOUT






Figure 58. TPS62125 5-V V<sub>OUT</sub>, Start-up Voltage V<sub>IN\_Start</sub> = 10 V, Stop Voltage V<sub>IN\_Stop</sub> = 6 V, See Figure 47

#### 8.3.3 TPS62125 Operation From a Storage Capacitor Charged From a 0.5 mA Current Source







## System Examples (continued)

#### 8.3.4 5 V to -5 V Inverter Configuration




Figure 60. 5 V to –5 V Inverter Configuration, See SLVA514



### 9 Power Supply Recommendations

The TPS62125 has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage, and output current of the TPS62125.

## 10 Layout

### 10.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Take care in the board layout to get the specified performance. If the layout is not carefully done, the regulator could show frequency variations, poor line and/or load regulation, stability issues as well as EMI problems. It is critical to provide a low-inductance, low-impedance ground path. Therefore, use wide and short traces for the paths conducting AC current of the DC/DC converter. The area of the AC current loop (input capacitor – TPS62125 – inductor – output capacitor) should be routed as small as possible to avoid magnetic field radiation. Therefore the input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. Use a common power GND node and a different node for the signal GND to minimize the effects of ground noise. Keep the common path to the GND pin, which returns both the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. A well proven practice is to merge small signal GND and power GND path at the exposed thermal pad. The FB divider network and the FB line should be routed away from the inductor and the SW node to avoid noise coupling. The VOS line should be connected as short as possible to the output, ideally to the V<sub>OUT</sub> terminal of the inductor. Keep the area of the loop VOS node – inductor – SW node small. The exposed thermal pad must be soldered to the circuit board for mechanical reliability and to achieve appropriate power dissipation.

### 10.2 Layout Example




Figure 61. EVM Board Layout



11 器件和文档支持

#### 11.1 器件支持

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com 上的器件产品文件夹。请单击右上角的通知我 进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E<sup>™</sup> 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71** 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.4 商标

DCS-Control, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.6 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不 会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参见左侧的导航栏。



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62125DSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SAQ	Samples
TPS62125DSGT	ACTIVE	WSON	DSG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SAQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62125DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS62125DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

3-Aug-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62125DSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TPS62125DSGT	WSON	DSG	8	250	210.0	185.0	35.0

## DSG 8


2 x 2, 0.5 mm pitch

## **GENERIC PACKAGE VIEW**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






## DSG0008A



## **PACKAGE OUTLINE**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## DSG0008A

## **EXAMPLE BOARD LAYOUT**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




## DSG0008A

## **EXAMPLE STENCIL DESIGN**

## WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司