



# **TPS54110**

ZHCSJY3D – DECEMBER 2003–REVISED JUNE 2019



Support &

Community

22

# TPS54110 3V 至 6V 输入、1.5A 同步降压转换器

🕳 Order

Now

Technical

Documents

# 1 特性

- 集成 MOSFET 开关, 可在 1.5A 连续输出拉电流或灌电流下实现高效率
- 0.9V 至 3.3V 可调输出电压, 精度为 1%
- 采用外部补偿方式实现设计灵活性
- 快速瞬态响应
- 宽 PWM 频率:固定 350kHz、550kHz 或 280kHz 至 700kHz 可调
- 负载受到峰值电流限制和 热关断保护
- 集成解决方案减少了电路板面积和 总成本
- 2 应用
- 采用

ÆΑ

- 5V 或 3.3V 电压供电的低电压、高密度系统
- 针对高 性能 DSP、FPGA、ASIC 和 微处理器的负载点调节
- 宽带、网络互联及光纤
   通信基础设施
- 便携式计算/笔记本电脑

# 3 说明

🧷 Tools &

Software


TPS54110 是一款低输入电压、高输出电流、同步降 压 PWM 转换器,集成了所有必需的有源组件。除了 所列的特性 之外, 基板还包含一个真正的高性能电压 误差放大器(可在瞬态条件下提供高性能);一个欠压 锁定电路(用于防止启动时输入电压达到 3V);一个 内部和外部设置的慢速启动电路(用于限制浪涌电 流);以及一个电源正常状态输出(用于处理器/逻辑 复位、故障信令和电源定序)。


TPS54110 器件采用热增强型 20 引脚 HTSSOP (PWP) PowerPAD ™封装,无需大型散热器。TI 提供 评估模块和其他技术支持,有助于快速实现高性能电源 设计,满足迫切的设备开发周期要求。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)			
TPS54110	HTSSOP (20)	6.50mm × 4.40mm			

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。





TEXAS INSTRUMENTS

www.ti.com.cn

# 目录

1 2	特性 应用	
3	说明	
4	修订	历史记录
5	Dev	ice Information 3
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	Recommended Operating Conditions 4
	7.3	Thermal Information 4
	7.4	Electrical Characteristics 5
	7.5	Typical Characteristics 7
8	Deta	ailed Description
	8.1	Overview
	8.2	Functional Block Diagram 9
	8.3	Feature Description 10
	8.4	Undervoltage Lockout (UVLO) 12

	8.5	Slow-Start/Enable (SS/ENA)	. 12
9	Appl	ication and Implementation	13
		Application Information	
		Typical Applications	
10	Lavo	out	26
		Layout Guidelines	
		Layout Example	
	10.3	Layout Considerations For Thermal Performance	e 27
	10.4	Grounding and Powerpad Layout	. 27
11	器件	和文档支持	28
	11.1	器件支持	
	11.2		
	11.3		
	11.4	Trademarks	. 28
	11.5	Electrostatic Discharge Caution	. 28
	11.6	Glossary	. 28
12	机械	、封装和可订购信息	

# 4 修订历史记录

注:之前版本的页码可能与当前版本有所不同。

Changes from Revision C (February 2011) to Revision D	Page
• 仅限编辑更新;无技术内容更改	
Changes from Revision B (xx) to Revision C	Page
Added Thermal Information table; deleted Dissipation Ratings table	4




# **5** Device Information

TJ	OUTPUT VOLTAGE	PACKAGED DEVICES PLASTIC HTSSOP (PWP) <sup>(1)</sup>	
-40°C to 125°C	Adjustable to 0.891 V	TPS54110PWP	

(1) The PWP package is also available taped and reeled. Add an R suffix to the device type (i.e., TPS54110PWPR). See application section of data sheet for PowerPAD drawing and layout information.

# 6 Pin Configuration and Functions



#### **Pin Functions**

PIN			
NAME	NO.	DESCRIPTION	
AGND	1	Analog ground—internally connected to the sensitive analog-ground circuitry. Connect to PGND and PowerPAD.	
BOOT	5	Bootstrap input. 0.022- $\mu$ F to 0.1- $\mu$ F low-ESR capacitor connected from BOOT to PH generates floating drive for the high-side FET driver.	
COMP	3	Error amplifier output. Connect compensation network from COMP to VSENSE.	
PGND	11–13	Power ground. High current return for the low-side driver and power MOSFET. Connect PGND with large copper areas to the input and output supply returns, and negative terminals of the input and output capacitors. Connect to AGND and PowerPAD.	
PH	6–10	Phase input/output. Junction of the internal high and low-side power MOSFETs, and output inductor.	
PWRGD	4	Power-good open drain output. High when VSENSE ≥ 93% Vref, otherwise PWRGD is low. Note that output is low when SS/ENA is low or internal shutdown signal active.	
RT	20	Frequency setting resistor input. Connect a resistor from RT to AGND to set the switching frequency, fs.	
SS/ENA	18	Slow-start/enable input/output. Dual-function pin that provides logic input to enable/disable device operation and capacitor input to externally set the start-up time.	
SYNC	19	Synchronization input. Dual-function pin that provides logic input to synchronize to an external oscillator or pin select between two internally set switching frequencies. When used to synchronize to an external signal, a resistor must be connected to the RT pin.	
VBIAS	17	Internal bias regulator output. Supplies regulated voltage to internal circuitry. Bypass VBIAS pin to AGND pin with a high quality, low ESR $0.1-\mu$ F to $1-\mu$ F ceramic capacitor.	
VIN	14–16	Input supply for the power MOSFET switches and internal bias regulator. Bypass VIN pins to PGND pins close to device package with a high quality, low ESR 1-μF to 10-μF ceramic capacitor.	
VSENSE	2	Error amplifier inverting input.	

# TEXAS INSTRUMENTS

www.ti.com.cn

# 7 Specifications

# 7.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

		VALUE	UNIT
	VIN, SS/ENA, SYNC	–0.3 to 7	V
Input voltage renge \/	RT	–0.3 to 6	V
Input voltage range, V <sub>I</sub>	VSENSE	–0.3 to 4	V
	BOOT	-0.3 to 17	V
	VBIAS, PWRGD, COMP	–0.3 to 7	V
Output voltage range, V <sub>O</sub>	PH	-0.6 to 10	V
0	PH	Internally Limite	ed
Source current, I <sub>O</sub>	COMP, VBIAS	6	mA
	PH	3.5	Α
Sink current	COMP	6	mA
	SS/ENA,PWRGD	10	mA
Voltage differential	AGND to PGND	±0.3	V
Continuous power dissipation		See Thermal Inform	mation
Operating virtual junction te	Operating virtual junction temperature range, T <sub>J</sub> -40 to 150		°C
Storage temperature, T <sub>stg</sub>		-65 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 Recommended Operating Conditions

	MIN	NOM MAX	UNIT
Input voltage range, V <sub>I</sub>	3	6	V
Operating junction temperature, T <sub>J</sub>	-40	125	°C

# 7.3 Thermal Information

		TPS54110	
	THERMAL METRIC <sup>(1)</sup>	PWP (HTTSOP)	UNIT
		20 PINS	
$R_{ heta JA}$	Junction-to-ambient thermal resistance	34.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	21.2	°C/W
$R_{\thetaJB}$	Junction-to-board thermal resistance	6.7	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
Ψјв	Junction-to-board characterization parameter	6.5	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.5	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



# 7.4 Electrical Characteristics

 $T_{\rm J}=-40^{\circ}C$  to +125°C,  $V_{\rm IN}=3$  V to 6 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY	Y VOLTAGE, VIN	· · · · · · · · · · · · · · · · · · ·					
	VIN input voltage range		3		6	V	
		f <sub>s</sub> = 350 kHz, SYNC ≤ 0.8 V, RT open		4.5	8.5		
	Quiescent current	$f_s$ = 550 kHz, Phase pin open, SYNC ≥ 2.5 V, RT open,		5.8	9.6	mA	
		Shutdown, SS/ENA = 0 V		1	1.4		
UNDER	VOLTAGE LOCK OUT						
	Start threshold voltage, UVLO			2.95	3		
	Stop threshold voltage, UVLO		2.70	2.80		V	
	Hysteresis voltage, UVLO			0.12		V	
	Rising and falling edge deglitch, UVLO <sup>(1)</sup>			2.5		μs	
BIAS VO	DLTAGE						
	Output voltage, VBIAS	$I_{(VBIAS)} = 0$	2.70	2.80	2.90	V	
Vo	Output current, VBIAS <sup>(2)</sup>				100	μA	
CUMUL	ATIVE REFERENCE	· · · · · ·				-	
V <sub>ref</sub>	Accuracy		0.882	0.891	0.900	V	
REGUL	ATION						
		$I_L = 0.75 \text{ A}, \qquad f_s = 350 \text{ kHz},  T_J = 85^{\circ}\text{C}$		0.05			
	Line regulation <sup>(1)(3)</sup>	$I_L = 0.75 \text{ A}, \qquad f_s = 550 \text{ kHz},  T_J = 85^{\circ}\text{C}$		0.05		%/V	
	(1)(2)	$I_{L} = 0 \text{ A to } 1.5 \text{ A}, f_{s} = 350 \text{ kHz}, T_{J} = 85^{\circ}\text{C}$		0.01			
	Load regulation <sup>(1)(3)</sup>	$I_{L} = 0 \text{ A to } 1.5 \text{ A } f_{s} = 550 \text{ kHz}, T_{J} = 85^{\circ}\text{C}$		0.01		%/A	
OSCILL	ATOR						
	Internally set free-running	SYNC ≤ 0.8 V, RT open	280	350	420		
	frequency range	SYNC ≥ 2.5 V, RT open	440	550	660	kHz	
		RT = 180 k $\Omega$ (1% resistor to AGND) <sup>(1)</sup>	252	280	308		
	Externally set free-running frequency range	RT = 100 k $\Omega$ (1% resistor to AGND)	460	500	540	kHz	
	nequency range	RT = 68 k $\Omega$ (1% resistor to AGND) <sup>(1)</sup>	663	700	762		
	High-level threshold voltage, SYNC		2.5			V	
	Low-level threshold voltage, SYNC				0.8	V	
	Pulse duration, SYNC <sup>(1)</sup>		50			ns	
	Frequency range, SYNC <sup>(1)</sup>		330		700	kHz	
	Ramp valley <sup>(1)</sup>			0.75		V	
	Ramp amplitude (peak-to-peak) <sup>(1)</sup>			1		V	
	Minimum controllable on time <sup>(1)</sup>				200	ns	
	Maximum duty cycle		90			%	

Specified by design
 Static resistive loads only
 Specified by the circuit used in Figure 9.

# **Electrical Characteristics (continued)**

 $T_J = -40^{\circ}C$  to +125°C,  $V_{IN} = 3$  V to 6 V (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ERROR	AMPLIFIER					
	Error-amplifier open loop voltage gain	1 k $\Omega$ COMP to AGND <sup>(1)</sup>	90	110		dB
	Error-amplifier unity gain bandwidth	Parallel 10 k $\Omega$ , 160 pF COMP to AGND <sup>(1)</sup>	3	5		MHz
	Error-amplifier common-mode input voltage range	Powered by internal LDO <sup>(1)</sup>	0		VBIAS	V
I <sub>IB</sub>	Input bias current, VSENSE	VSENSE = V <sub>ref</sub>		60	250	nA
Vo	Output voltage slew rate (symmetric), COMP <sup>(1)</sup>			1.2		V/µs
PWM CO	OMPARATOR					
	PWM comparator propagation delay time, PWM comparator input to PH pin (excluding dead time)	10 mV overdrive <sup>(1)</sup>		70	85	ns
SLOW-S	START/ENABLE					
	Enable threshold voltage, SS/ENA		0.82	1.20	1.40	V
	Enable hysteresis voltage, SS/ENA <sup>(1)</sup>			0.03		V
	Falling-edge deglitch, SS/ENA <sup>(1)</sup>			2.5		μs
	Internal slow-start time		2.6	3.35	4.1	ms
	Charge current, SS/ENA	SS/ENA = 0 V	3	5	8	μA
	Discharge current, SS/ENA	SS/ENA = 1.3 V, V <sub>I</sub> = 1.5 V	1.5	2.3	4	mA
POWER	GOOD					
	Power-good threshold voltage	VSENSE falling		93		%V <sub>ref</sub>
	Power-good hysteresis voltage <sup>(1)</sup>			3		%V <sub>ref</sub>
	Power-good falling-edge deglitch <sup>(1)</sup>			35		μs
	Output saturation voltage, PWRGD	I <sub>(sink)</sub> = 2.5 mA		0.18	0.30	V
	Leakage current, PWRGD	V <sub>1</sub> = 5.5 V			1	μA
CURREN	NT LIMIT					
	Current limit trip point	$V_I = 3 V$ , output shorted <sup>(1)</sup>		3.0		٨
	Current limit trip point	$V_I = 6 V$ , output shorted <sup>(1)</sup>		3.5		A
	Current-limit leading edge blanking time			100		ns
	Current-limit total response time			200		ns
THERMA	AL SHUTDOWN					
	Thermal-shutdown trip point <sup>(1)</sup>		135	150	165	°C
	Thermal-shutdown hysteresis <sup>(1)</sup>			10		°C
OUTPUT	T POWER MOSFETS					
-	Power MOSEET awitches <sup>(4)</sup>	$I_0 = 1.5 \text{ A}, \qquad V_1 = 6 \text{ V}^{(5)}$		240	480	
r <sub>DS(on)</sub>	Power MOSFET switches <sup>(4)</sup>	$I_{\rm O} = 1.5 \text{ A}, \qquad V_{\rm I} = 3 \text{ V}^{(5)}$		345	690	mΩ

(4)

Includes package and bondwire resistance Matched MOSFETs, low side  $r_{\text{DS}(\text{on})}$  production tested, high side  $r_{\text{DS}(\text{on})}$  specified by design (5)




# 7.5 Typical Characteristics



TPS54110 ZHCSJY3D – DECEMBER 2003 – REVISED JUNE 2019

# **Typical Characteristics (continued)**



www.ti.com.cn




# 8 Detailed Description

# 8.1 Overview

The TPS54110 low-input-voltage high-output-current synchronous-buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high- performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents.

# 8.2 Functional Block Diagram





# 8.3 Feature Description

# 8.3.1 VBIAS Regulator (VBIAS)

The VBIAS regulator provides internal analog and digital blocks with a stable supply voltage over variations in junction temperature and input voltage. A high quality, low-ESR, ceramic bypass capacitor is required on the VBIAS pin. X7R or X5R grade dielectrics are recommended because their values are more stable over temperature. Place the bypass capacitor close to the VBIAS pin and returned to AGND. External loading on VBIAS is allowed, with the caution that internal circuits require a minimum VBIAS of 2.7 V, and external loads on VBIAS with ac or digital switching noise may degrade performance. The VBIAS pin may be useful as a reference voltage for external circuits.

# 8.3.2 Voltage Reference

The voltage reference system produces a precise  $V_{ref}$  signal by scaling the output of a temperature stable bandgap circuit. During manufacture, the bandgap and scaling circuits are trimmed to produce 0.891 V at the output of the error amplifier, with the amplifier connected as a voltage follower. The trim procedure adds to the high precision regulation of the TPS54110 because it cancels offset errors in the scale and error amplifier circuits.

# 8.3.3 Oscillator and PWM Ramp

The oscillator frequency can be set to internally fixed values of 350 kHz or 550 kHz using the SYNC pin as a static digital input. If a different frequency of operation is required for the application, the oscillator frequency can be externally adjusted from 280 kHz to 700 kHz by connecting a resistor from the RT pin to ground and floating the SYNC pin. The switching frequency is approximated by the following equation, where R is the resistance from RT to AGND:

SWITCHING FREQUENCY=
$$\frac{100 \, k\Omega}{R} \times 500 \, \text{kHz}$$

(1)

External synchronization of the PWM ramp is possible over the frequency range of 330 kHz to 700 kHz by driving a synchronization signal into SYNC and connecting a resistor from RT to AGND. Choose an RT resistor that sets the free-running frequency to 80% of the synchronization signal. Table 1 summarizes the frequency selection configurations.

-		_
SWITCHING FREQUENCY	SYNC PIN	RT PIN
350 kHz, internally set	Float or AGND	Float
550 kHz, internally set	≥ 2.5 V	Float
Externally set 280 kHz to 700 kHz	Float	R = 68 k to 180 k
Externally synchronized frequency	Synchronization signal	R = RT value for 80% of external synchronization frequency

### 8.3.4 Error Amplifier

The high-performance, wide-bandwidth, voltage error amplifier sets the TPS54110 apart from most dc/dc converters. The user is given the flexibility to use a wide range of output L- and C-filter components to suit the particular application needs. Type-2 or type-3 compensation can be employed using external compensation components.

# 8.3.5 PWM Control

Signals from the error-amplifier output, oscillator, and current-limit circuit are processed by the PWM control logic. Referring to the internal block diagram, the control logic includes the PWM comparator, OR gate, PWM latch, and portions of the adaptive dead-time and control-logic block. During steady-state operation below the current-limit threshold, the PWM-comparator output and oscillator pulse train alternately reset and set the PWM latch. Once the PWM latch is set, the low-side FET remains on for a minimum duration set by the oscillator pulse



duration. During this period, the PWM ramp discharges rapidly to its valley voltage. When the ramp begins to charge back up, the low-side FET turns off and high-side FET turns on. As the PWM ramp voltage exceeds the error-amplifier output voltage, the PWM comparator resets the latch, thus turning off the high-side FET and turning on the low-side FET. The low-side FET remains on until the next oscillator pulse discharges the PWM ramp.

During transient conditions, the error amplifier output could be below the PWM ramp valley voltage or above the PWM peak voltage. If the error-amplifier output is high, the PWM latch is never reset and the high-side FET remains on until the oscillator pulse signals the control logic to turn the high-side FET off and the low-side FET on. The device operates at its maximum duty cycle until the output voltage rises to the regulation set-point, setting VSENSE to approximately the same voltage as  $V_{ref}$ . If the error-amplifier output is low, the PWM latch is continually reset and the high-side FET does not turn on. The low-side FET remains on until the VSENSE voltage decreases to a range that allows the PWM comparator to change states. The TPS54110 is capable of sinking current continuously until the output reaches the regulation set-point.

If the current-limit comparator remains tripped longer than 100 ns, the PWM latch resets before the PWM ramp exceeds the error-amplifier output. The high-side FET turns off and low-side FET turns on to decrease the energy in the output inductor, and consequently the output current. This process is repeated each cycle that the current-limit comparator is tripped.

# 8.3.6 Dead-Time Control and MOSFET Drivers

Adaptive dead-time control prevents shoot-through current from flowing in both N-channel power MOSFETs during the switching transitions by actively controlling the turn-on times of the MOSFET drivers. The high-side driver does not turn on until the gate-drive voltage to the low-side FET is below 2 V. The low-side driver does not turn on until the voltage at the gate of the high-side MOSFETs is below 2 V. The high-side and low-side drivers are designed with 300-mA source and sink capability to quickly drive the power MOSFETs gates. The low-side driver is supplied from VIN, while the high-side driver is supplied from the BOOT pin. A bootstrap circuit uses an external BOOT capacitor and an internal 2.5- $\Omega$  bootstrap switch connected between the VIN and BOOT pins. The integrated bootstrap switch improves drive efficiency and reduces external-component count.

### 8.3.7 Overcurrent Protection

Cycle-by-cycle current limiting is achieved by sensing the current flowing through the high-side MOSFET and differential amplifier and comparing it to the preset overcurrent threshold. The high-side MOSFET is turned off within 200 ns of reaching the current-limit threshold. A 100-ns leading-edge blanking circuit prevents false tripping of the current limit. Current-limit detection occurs only when current flows from VIN to PH when sourcing current to the output filter. Load protection during current-sink operation is provided by thermal shutdown.

### 8.3.8 Thermal Shutdown

The device uses the thermal shutdown to turn off the power MOSFETs and disable the controller if the junction temperature exceeds 150°C. The device is released from shutdown when the junction temperature decreases to 10°C below the thermal-shutdown trip point, and starts up under control of the slow-start circuit. Thermal shutdown provides protection when an overload condition is sustained for several milliseconds. In a persistent-fault condition, the device cycles continuously; starting up under control of the soft-start circuit, heating up due to the fault, and then shutting down upon reaching the thermal-shutdown point.

### 8.3.9 Power Good (PWRDG)

The power-good circuit monitors for undervoltage conditions on VSENSE. If the voltage on VSENSE is 7% below the reference voltage, the open-drain PWRGD output is pulled low. PWRGD is also pulled low if  $V_{IN}$  is less than the UVLO threshold, or SS/ENA is low, or if thermal shutdown asserts. When VIN = UVLO threshold, SS/ENA = enable threshold, and VSENSE > 93% of  $V_{ref}$ , the open-drain output of the PWRGD pin is high. A hysteresis voltage equal to 3% of  $V_{ref}$  and a 35-µs falling-edge deglitch circuit prevent tripping of the power-good comparator due to high frequency noise.



# 8.4 Undervoltage Lockout (UVLO)

The TPS54110 incorporates an under voltage lockout circuit to keep the device disabled when the input voltage (VIN) is insufficient. During power up, internal circuits are held inactive until  $V_{IN}$  exceeds the nominal UVLO threshold voltage of 2.95 V. Once the UVLO start threshold is reached, device start-up begins. The device operates until VIN falls below the nominal UVLO stop threshold of 2.8 V. Hysteresis in the UVLO comparator, and a 2.5-µs rising and falling edge deglitch circuit reduce the likelihood of shutting the device down due to noise on VIN.

# 8.5 Slow-Start/Enable (SS/ENA)

The slow-start/enable pin provides two functions; first, the pin acts as an enable (shutdown) control by keeping the device turned off until the voltage exceeds the start threshold voltage of approximately 1.2 V. When SS/ENA exceeds the enable threshold, device start up begins. The reference voltage fed to the error amplifier is linearly ramped up from 0 V to 0.891 V in 3.35 ms. Similarly, the converter output voltage reaches regulation in approximately 3.35 ms. Voltage hysteresis and a 2.5-µs falling edge deglitch circuit reduce the likelihood of triggering the enable due to noise.

The second function of the SS/ENA pin provides an external means of extending the slow-start time with a lowvalue capacitor connected between SS/ENA and AGND. Adding a capacitor to the SS/ENA pin has two effects on start-up. First, a delay occurs between release of the SS/ENA pin and start up of the output. The delay is proportional to the slow-start capacitor value and lasts until the SS/ENA pin reaches the enable threshold. The start-up delay is approximately:

$$t_{d} = C_{(SS)} \times \frac{1.2V}{5\mu a}$$
(2)

Second, as the output becomes active, a brief ramp-up at the internal slow-start rate may be observed before the externally set slow-start rate takes control and the output rises at a rate proportional to the slow-start capacitor. The slow-start time set by the capacitor is approximately:

$$t_{(SS)} = C_{(SS)} \times \frac{0.7V}{5\mu a}$$
(3)

The actual slow-start is likely to be less than the above approximation due to the brief ramp-up at the internal rate.



# 9 Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS54110 low-input-voltage high-output-current synchronous-buck PWM converter integrates all required active components. Included on the substrate with the listed features are a true, high- performance, voltage error amplifier that provides high performance under transient conditions; an undervoltage-lockout circuit to prevent start-up until the input voltage reaches 3 V; an internally and externally set slow-start circuit to limit in-rush currents; and a power-good output useful for processor/logic reset, fault signaling, and supply sequencing.

# 9.2 Typical Applications

### 9.2.1 Typical TPS54110 Application

Figure 9 shows the schematic diagram for a typical TPS54110 application. The TPS54110 can provide up to 1.5 A of output current at a nominal output voltage of 3.3 V. For proper thermal performance, the exposed PowerPAD underneath the device must be soldered down to the printed-circuit board.




Figure 9. Application Schematic

# **Typical Applications (continued)**

### 9.2.1.1 Design Requirements

The required parameters to begin the design process and values for this design example are listed in Table 2. As an additional constraint, the design is set up to be small size and low component height.

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	4.5 to 5.5 V
Output voltage	3.3 V
Input ripple voltage	100 mV
Output ripple voltage	30 mV
Output current rating	1.5 A
Operating frequency	700 kHz

#### **Table 2. Design Parameters**

### 9.2.1.2 Detailed Design Procedure

### 9.2.1.2.1 Switching Frequency

The switching frequency is set within the range of 280 kHz to 700 kHz by connecting a resistor from the RT pin to AGND. Equation 4 is used to determine the proper RT value.

$$\mathsf{RT}(\mathsf{k}\Omega) = \frac{100 \times 500 \mathsf{kHz}}{f_{\mathsf{s}(\mathsf{kHz})}}$$

(4)

In this example, the timing-resistor value chosen for R4 is 71.5 kΩ, setting the switching frequency to 700 kHz.

Alternately, the TPS54110 can be set to preprogrammed switching frequencies of 350 kHz or 550 kHz by connecting pins RT and SYNC as shown in Table 3.

FREQUENCY	RT	SYNC								
350 kHz	Float	Float or AGND								
550 kHz	Float	≥ 2.5 V								

**Table 3. Design Parameters** 

#### 9.2.1.2.2 Input Capacitors

The TPS54110 requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The minimum value for the decoupling capacitor, C9, is 10 uF. A high quality ceramic type X5R or X7R with a voltage rating greater than the maximum input voltage is recommended. A bulk input capacitor may be needed, especially if the TPS54110 circuit is not located within approximately 2 inches from the input voltage source. The capacitance value is not critical, but the voltage rating must be greater than the maximum input voltage including ripple voltage. The capacitor must filter the input ripple voltage to acceptable levels.

Input ripple voltage can be approximated by Equation 5:

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT}(\text{MAX})} \times 0.25}{C_{\text{BULK}} \times f_{\text{SW}}} + \left(I_{\text{OUT}(\text{MAX})} \times \text{ESR}_{\text{MAX}}\right)$$

where

- I<sub>OUT(MAX)</sub> is the maximum load current
- $f_{SW}$  is the switching frequency
- C<sub>BULK</sub> is the bulk capacitor value
- ESR<sub>MAX</sub> is the maximum series resistance of the bulk capacitor

Worst-case RMS ripple current is approximated by Equation 6:

$$I_{CIN} = \frac{I_{OUT(MAX)}}{2}$$



www.ti.com.cn

(6)



In this case the input ripple voltage is 66 mV with a 10- $\mu$ F bulk capacitor. Figure 14 shows the measured ripple waveform. The RMS ripple current is 0.75 A. The maximum voltage across the input capacitors is V<sub>INMAX</sub> +  $\Delta$ V<sub>IN</sub>/2. The bypass capacitor and input bulk capacitor are each rated for 6.3 V and a ripple-current capacity of 1.5 A, providing some margin. It is very important that the maximum ratings for voltage and current are not exceeded under any circumstance.

#### 9.2.1.2.3 Output Filter Components

Two components, L1 and C2, are selected for the output filter. Since the TPS54110 is an externally-compensated device, a wide range of filter-component types and values are supported.

### 9.2.1.2.3.1 Inductor Selection

Use Equation 7 to calculate the minimum value of the output inductor:

$$L_{MIN} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times F_{SW}}$$
(7)

 $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. For designs using low-ESR capacitors such as ceramics, use  $K_{IND} = 0.2$ . When using higher ESR output capacitors,  $K_{IND} = 0.1$  yields better results. If higher ripple currents can be tolerated,  $K_{IND}$  can be increased allowing for a smaller output-inductor value.

This example design uses  $K_{IND} = 0.2$ , yielding a minimum inductor value of 6.29 µH. The next-higher standard value of 6.8 µH is chosen for this design. If a lower inductor value is desired, a larger amount of ripple current must be tolerated.

The RMS-current and saturation-current ratings of the output filter inductor must not be exceeded. The RMS inductor current can be found from Equation 8:

$$\mathbf{I}_{L(RMS)} = \sqrt{\mathbf{I}_{OUT(MAX)}^{2} + \frac{1}{12} \times \left(\frac{\mathbf{V}_{OUT} \times \left(\mathbf{V}_{IN(MAX)} - \mathbf{V}_{OUT}\right)}{\mathbf{V}_{IN(MAX)} \times \mathbf{L}_{OUT} \times \mathbf{F}_{SW} \times \mathbf{0.8}}\right)^{2}}$$
(8)

The peak inductor current is determined from Equation 9:

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times F_{SW}}$$

For this design, the RMS inductor current is 1.503 A and the peak inductor current is 1.673 A. The inductor chosen is a Coilcraft DS3316P-682 6.8  $\mu$ H. It has a saturation current rating of 2.8 A and an RMS current rating of 2.2 A, easily meeting these requirements.

#### 9.2.1.2.3.2 Capacitor Selection

The important design parameters for the output capacitor are dc voltage, ripple current, and equivalent series resistance (ESR). The dc-voltage and ripple-current ratings must not be exceeded. The ESR rating is important because along with the inductor current it determines the output ripple voltage level. The actual value of the output capacitor is not critical, but some practical limits do exist. Consider the relationship between the desired closed-loop crossover frequency of the design and LC corner frequency of the output filter. In general, it is desirable to keep the closed-loop crossover frequency at less than 1/5 of the switching frequency. With high switching frequencies such as the 700 kHz frequency to about 100 kHz. To allow adequate phase gain in the compensation network, set the LC corner frequency to approximately one decade below the closed-loop crossover frequency. This limits the minimum capacitor value for the output filter to:

$$\mathsf{C}_{\mathsf{OUT}(\mathsf{MIN})} = \frac{1}{\mathsf{L}_{\mathsf{OUT}}} \times \left(\frac{\mathsf{K}}{2\pi f_{\mathsf{CO}}}\right)^2$$

where

- K is the frequency multiplier for the spread between f<sub>LC</sub>
- f<sub>CO</sub>. K should be between 5 and 15, typically 10 for one decade of difference.

(10)

(.,

(9)

For a desired crossover of 60 kHz, K=10 and a 6.8  $\mu$ H inductor, the minimum value for the output capacitor is 100  $\mu$ F. The selected output capacitor must be rated for a voltage greater than the desired output voltage plus one half the ripple voltage. Any derating factors must also be included. The maximum RMS ripple current in the output capacitor is given by Equation 11:

$$I_{\text{COUT(RMS)}} = \frac{1}{\sqrt{12}} \times \left[ \frac{V_{\text{OUT}} \times (V_{\text{IN(MAX)}} - V_{\text{OUT}})}{V_{\text{IN(MAX)}} \times L_{\text{OUT}} \times F_{\text{SW}} \times N_{\text{C}}} \right]$$

where

• NC is the number of output capacitors in parallel

The maximum ESR of the output capacitor is determined by the allowable output ripple specified in the initial design parameters. The output ripple voltage is the inductor ripple current times the ESR of the output filter so the maximum specified ESR as listed in the capacitor data sheet is given by Equation 12:

$$\mathsf{ESR}_{\mathsf{MAX}} = \mathsf{N}_{\mathsf{C}} \times \left( \frac{\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} \times \mathsf{L}_{\mathsf{OUT}} \times \mathsf{F}_{\mathsf{SW}} \times 0.8}{\mathsf{V}_{\mathsf{OUT}} \times (\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} - \mathsf{V}_{\mathsf{OUT}})} \right) \times \Delta \mathsf{V}_{\mathsf{p}-\mathsf{p}(\mathsf{MAX})}$$
(12)

For this design example, a single 100- $\mu$ F output capacitor is chosen for C2. The calculated RMS ripple current is 80 mA and the maximum ESR required is 87 m $\Omega$ . An example of a suitable capacitor is the Sanyo Poscap 6TPC100M, rated at 6.3 V with a maximum ESR of 45 m $\Omega$  and a ripple-current rating of 1.7 A.

Other capacitor types work well with the TPS54110, depending on the needs of the application.

### 9.2.1.2.4 Compensation Components

The external compensation used with the TPS54110 allows for a wide range of output-filter configurations. A large range of capacitor values and dielectric types are supported. The design example uses type 3 compensation consisting of R1, R3, R5, C6, C7 and C8. Additionally, R2 and R1 form a voltage-divider network that sets the output voltage. These component reference designators are the same as those used in the SWIFT Designer Software.

There are a number of different ways to design a compensation network. This procedure outlines a relatively simple procedure that produces good results with most output filter combinations. Use the SWIFT Designer Software for designs with unusually high closed-loop crossover frequencies; with low-value, low-ESR output capacitors such as ceramics; or if you are unsure about the design procedure.

A number of considerations apply when designing compensation networks for the TPS54110. The compensated error-amplifier gain must not be limited by the open-loop amplifier gain characteristics and must not produce excessive gain at the switching frequency. Also, the closed-loop crossover frequency must be set less than one fifth of the switching frequency, and the phase margin at crossover must be greater than 45 degrees. The general procedure outlined here meets these requirements without going into great detail about the theory of loop compensation.

First, calculate the output filter LC corner frequency using Equation 13:

$$f_{\rm LC} = \frac{1}{2\pi\sqrt{L_{\rm OUT}C_{\rm OUT}}}$$

For the design example,  $f_{LC} = 6103$  Hz.

Choose a closed-loop crossover frequency greater than  $f_{LC}$  and less than one fifth of the switching frequency. Also, keep the crossover frequency below 100 kHz, as the error amplifier may not provide the desired gain at higher frequencies. The 60-kHz crossover frequency chosen for this design provides comparatively wide loop bandwidth while still allowing adequate phase boost to ensure stability.



(11)

(13)



Next, the values for the compensation components that set the poles and zeros of the compensation network are calculated. Assuming an R1 value > than R5 and a C6 value > C7, the pole and zero locations are given by Equation 14 through Equation 17:

$$f_{Z1} = \frac{1}{2\pi R_3 C_6}$$
(14)  
$$f_{Z1} = \frac{1}{2\pi R_3 C_6}$$

$$f_{P1} = \frac{1}{2\pi R5C8}$$
 (15)

$$f_{P2} = \frac{1}{2\pi R_3 C_7}$$
(17)

Additionally there is a pole at the origin, which has unity gain at a frequency:

$$f_{\rm INT} = \frac{1}{2\pi R I C 6} \tag{18}$$

This pole is used to set the overall gain of the compensated error amplifier and determines the closed loop crossover frequency. Since R1 is given as 10 k $\Omega$  and the crossover frequency is selected as 60 kHz, the desired  $f_{INT}$  is calculated from Equation 19:

$$f_{\rm INT} = \frac{10^{-0.74} \times f_{\rm CO}}{2}$$
(19)

And the value for C6 is given by Equation 20:

$$C6 = \frac{1}{2\pi R l f_{INT}}$$
(20)

Since C6 is calculated to be 2900 pF, and the location of the integrator crossover frequency is important in setting the overall loop crossover, adjust the value of R1 so that C6 is a standard value of 2700 pF, using Equation 21:

$$\mathsf{R}\mathbf{l} = \frac{1}{2\pi\mathsf{C}6f_{\mathsf{LC}}} \tag{21}$$

The value for R1 is 10.7 K $\Omega$ 

The first zero,  $f_{Z1}$  is located at one half the output filter LC corner frequency, so R3 is calculated from:

$$R3 = \frac{1}{\pi C6 f_{LC}}$$
(22)

The second zero,  $f_{Z2}$  is located at the output filter LC corner frequency, so C8 is calculated from:

$$C8 = \frac{1}{2\pi R l f_{LC}}$$
(23)

The first pole,  $f_{P1}$  is located to coincide with output filter ESR zero frequency. This frequency is given by:

$$f_{\mathsf{ESR0}} = \frac{1}{2\pi\mathsf{R}_{\mathsf{ESR}}\mathsf{C}_{\mathsf{OUT}}}$$

where

In this case, the ESR zero frequency is 35.4 kHz, and R5 is calculated from:

$$\mathsf{R}5 = \frac{1}{2\pi\mathsf{C}8f_{\mathsf{ESR}}} \tag{25}$$

NSTRUMENTS

FXAS

The final pole is placed at a frequency high enough above the closed-loop crossover frequency to avoid causing an excessive phase decrease at the crossover frequency while still providing enough attenuation so that there is little or no gain at the switching frequency. The  $f_{P2}$  pole location for this circuit is set to 4 times the closed-loop crossover frequency and the last compensation component value C7 is derived:

$$C7 = \frac{1}{8\pi R 3 f_{\rm CO}}$$
(26)

Finally, calculate the R2 resistor value for the output voltage of 3.3 V using Equation 27:

$$R2 = \frac{R1 \times 0.891}{V_{\text{OUT}} - 0.891}$$
(27)

For this TPS54110 design, use R1 = 10.7 k $\Omega$  instead of 10.0 k $\Omega$ . R2 is then 3.92 k $\Omega$ .

Since capacitors are only available in a limited range of standard values, the nearest standard value was chosen for each capacitor. The measured closed-loop response for this design is shown in Figure 18.


### 9.2.1.2.5 Bias and Bootstrap Capacitors

Every TPS54110 design requires a bootstrap capacitor (C3), and a bias capacitor (C4). The bootstrap capacitor must be between 0.022  $\mu$ F and 0.1  $\mu$ F. This design uses 0.047  $\mu$ F. The bootstrap capacitor is located between the PH pins and BOOT. The bias capacitor is connected between the VBIAS pin and AGND. Recommended values are 0.1  $\mu$ F to 1  $\mu$ F. This design uses 0.1  $\mu$ F. Use high-quality ceramic capacitors with X7R or X5R grade dielectric for temperature stability. Place them as close to the device pins as possible.



### 9.2.1.3 Application Curves


All performance data shown for V<sub>I</sub> = 5 V, V<sub>O</sub> = 3.3 V,  $f_s$  = 700 kHz,  $T_A$  = 25°C, Figure 9





TPS54110 ZHCSJY3D – DECEMBER 2003 – REVISED JUNE 2019

www.ti.com.cn





### 9.2.2 Very-Small Form-Factor Application

Figure 19 shows an application schematic for a TPS54110 application designed for extremely small size. To achieve this goal, the design procedure given in the previous application circuit is modified. For example, in order to use a small-footprint Coilcraft DO3314-103MX inductor, the maximum-allowable inductor ripple current was increased above that normally specified. A small 0805 10- $\mu$ F ceramic capacitor is used in the output filter. All the additional components are 0402 case size.




Figure 19. Small Form-Factor Reference Design

#### 9.2.2.1 Design Requirements

See Design Requirements

#### 9.2.2.2 Detailed Design Procedure

See Detailed Design Procedure

TPS54110 ZHCSJY3D – DECEMBER 2003 – REVISED JUNE 2019


www.ti.com.cn

**STRUMENTS** 


EXAS

# 9.2.2.3 Application Curves

All performance data shown for V\_I = 5 V, V\_O = 1.5 V, F\_S = 700 kHz, T\_A = 25^{\circ}C, Figure 19









# 9.2.3 Two-Output Sequenced-Startup Application

In Figure 28, the power-good output of U1 is used as a sequencing signal in a two-output design. Connecting the PWRGD pin of U1 to the SS/ENA pin of U2 causes the 1.5-V output to ramp up after the 3.3-V output is within regulation. Figure 29 shows the start-up waveforms associated with this circuit.

When  $V_{IN}$  reaches the UVLO-start threshold, the U1 output ramps up towards the 3.3-V set point. After the output reaches 90 percent of 3.3 V, the U1 asserts the power-good signal driving the U2 SS/ENA input high. The output of U2 then ramps up towards the final output set point of 1.5 V.




Figure 28. TPS54110 Sequencing Application Circuit

9.2.3.1 Design Requirements

See Design Requirements

9.2.3.2 Detailed Design Procedure

See Detailed Design Procedure



# 9.2.3.3 Application Curve




Figure 29. Sequencing Start-Up Waveforms




# 10 Layout

# 10.1 Layout Guidelines

The VIN pins are connected together on the printed board (PCB) and bypassed with a low-ESR ceramic bypass capacitor. Minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the TPS54110 ground pins. The recommended bypass capacitor is 10-µF (minimum) ceramic with X5R or X7R dielectric. The optimum placement is closest to the VIN pins and the AGND and PGND pins. See Figure 30 for an example layout. It has an area of ground on the top layer directly under the IC, with an exposed area for connection to the PowerPAD. Use vias to connect this ground area to any internal ground planes. Use additional vias at the ground side of the input and output filter capacitors as well. Tie the AGND and PGND pins to the PCB ground area under the device as shown. Use a separate wide trace for the analog-ground path, connecting the voltage setpoint divider, timing resistor RT, slow-start capacitor and bias-capacitor grounds. Tie the PH pins together and route to the output inductor. Since the PH connection is the switching node, locate the inductor very close to the PH pins, and minimize the area of the conductor to prevent excessive capacitive coupling. Connect the boot capacitor between the phase node and the BOOT pin as shown. Keep the boot capacitor close to the IC and minimize the conductor trace lengths. Connect the output-filter capacitor(s) as shown between the VOUT trace and PGND. It is important to keep the loop formed by the PH pins, LOUT, COUT, and PGND as small as is practical. Place the compensation components from the VOUT trace to the VSENSE and COMP pins. Do not place these components too close to the PH trace. Due to the size of the IC package and the device pin-out, they must be somewhat closely routed while maintaining as much separation as possible, yet keeping the layout compact. Connect the bias capacitor from the VBIAS pin to analog ground using the isolated analog ground trace. If a slow-start capacitor or RT resistor is used, or if the SYNC pin is used to select 350-kHz operating frequency, connect them to this trace as well.

# 10.2 Layout Example



○ VIA to Ground Plane





#### www.ti.com

# **10.3 Layout Considerations For Thermal Performance**

For operation at full rated load current, the analog ground plane must provide adequate heat dissipation area. A 3-inch-by-3-inch plane of 1-ounce copper is recommended, though not mandatory, depending on ambient temperature and airflow. Most applications have larger areas of internal ground plane available. Connect the PowerPAD to the largest area available. Additional areas on the top or bottom layers also help dissipate heat. Use any area available when 1.5-A or greater operation is desired. Connect the exposed area of the PowerPAD to the analog ground-plane layer with 0.013-inch-diameter vias to avoid solder wicking through the vias. An adequate design includes six vias in the PowerPAD area with four additional vias located under the device package. The size of the vias under the package, but not in the exposed thermal pad area, can be increased to 0.018. Additional vias in areas not under the device package enhance thermal performance.

# 10.4 Grounding and Powerpad Layout

The TPS54110 has two internal grounds (analog and power). Inside the TPS54110, the analog ground connects all noise-sensitive signals, while the power ground connects the noisier power signals. The PowerPAD must be tied directly to AGND. Noise injected between the two grounds can degrade the performance of the TPS54110, particularly at higher output currents. However, ground noise on an analog ground plane can also cause problems with some of the control and bias signals. For these reasons, separate analog and power ground planes are recommended. Tie these two planes together directly at the IC to reduce noise between the two grounds. The only components that tie directly to the power-ground plane are the input capacitor, the output capacitor, the input voltage decoupling capacitor, and the PGND pins of the TPS54110. The layout of the TPS54110 evaluation module represents recommended layout for a 2-layer board. Documentation for the TPS54110 evaluation module is obtained from the Texas Instruments web site under the TPS54110 product folder and in the application note, TI literature number SLVA109.




Figure 31. Recommended Land Pattern for 20-Pin PWP Powerpad

TEXAS INSTRUMENTS

www.ti.com

# 11 器件和文档支持

# 11.1 器件支持

### 11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类 产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

# 11.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

# 11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

## 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



# PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
TPS54110PWP	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54110	Samples
TPS54110PWPG4	ACTIVE	HTSSOP	PWP	20	70	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54110	Samples
TPS54110PWPR	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54110	Samples
TPS54110PWPRG4	ACTIVE	HTSSOP	PWP	20	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS54110	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

# PACKAGE OPTION ADDENDUM

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TPS54110 :

• Automotive : TPS54110-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	*All	dimensions	are	nominal
-----------------------------	------	------------	-----	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· · ·	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54110PWPR	HTSSOP	PWP	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54110PWPR	HTSSOP	PWP	20	2000	350.0	350.0	43.0



www.ti.com

5-Jan-2022

# TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS54110PWP	PWP	HTSSOP	20	70	530	10.2	3600	3.5
TPS54110PWPG4	PWP	HTSSOP	20	70	530	10.2	3600	3.5

PWP (R-PDSO-G20)

PowerPAD<sup>™</sup> PLASTIC SMALL OUTLINE



All linear dimensions are in millimeters. NOTES: Α.

- Β. This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad D.
- Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




#### PowerPAD<sup>™</sup> SMALL PLASTIC OUTLINE PWP (R-PDSO-G20)

### THERMAL INFORMATION

This PowerPAD<sup>™</sup> package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

A Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments





NOTES:

Α.

B. This drawing is subject to change without notice.

All linear dimensions are in millimeters.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司