

支持可调节滞后的双路电压检测器

 查询样品: **TPS3806I33-Q1**

特性

- 符合汽车应用要求
- 具有符合 **AEC-Q100** 的下列结果:
 - 器件温度 1 级: **-40°C 至 125°C** 的环境运行温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 **H2**
 - 器件充电器件模型 (CDM) ESD 分类等级 **C4B**
- 具有可调滞后, **3.3V** 可调和 **2V** 可调的双路电压检测器
- **V_{DD}=0.8V** 时复位
- 电源电流: **V_{DD}=3.3V** 时的典型值为 **3μA**
- 独立开漏复位输出
- **6** 引脚小外形尺寸晶体管 (SOT)-23 封装


应用范围

- 电压监控器
- 电压检测器
- 电池监控器

说明

TPS3806I33-Q1 集成了 2 个独立的电压检测器用于电池电压监控。加电时, 此器件在电源电压 V_{DD} 或 $LSENSE$ 输入上的电压变为高于 $0.8V$ 时将 \overline{RESET} 和 $\overline{RSTSENSE}$ 置为有效。此后, 监控电路监视 V_{DD} 和 $LSENSE$, 只要 V_{DD} 和 $LSENSE$ 保持低于电压阈值, V_{IT} , 就将 \overline{RESET} 和 $\overline{RSTSENSE}$ 保持有效。只要 V_{DD} 或 $LSENSE$ 上升到高于阈值电压 V_{IT} , 此器件分别将 \overline{RESET} 或 $\overline{RSTSENSE}$ 置为无效。TPS3806I33-Q1 器件有一个固定感测阈值电压 V_{IT} , 此阈值电压由 V_{DD} 上的一个内部分压器和一个可调第二 $LSENSE$ 输入设定。此外, 用户可在 $HSENSE$ 上设置一个较高电压阈值以实现一个宽泛可调滞后窗口。

此器件采用 6 引脚 SOT-23 封装。TPS3806I33-Q1 器件的特点是可在 -40°C 至 125°C 的温度范围内运行。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	QUANTITY	PART NUMBER	TOP-SIDE SYMBOL	STATUS
-40°C to 125°C	DBV (SOT-23)	Reel of 3000	TPS3806I33QDBVRQ1	PZHQ	Active

(1) For the most-current package and ordering information, see the Package Option Addendum located at the end of this data sheet or refer to the TI Web site at www.ti.com.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	TPS3806I33-Q1	UNIT
Supply voltage, V _{DD} ⁽²⁾	7	V
All other pins ⁽²⁾	-0.3 to 7	V
Maximum low-output current, I _{OL}	5	mA
Maximum high-output current, I _{OH}	-5	mA
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})	±10	mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±10	mA
Operating free-air temperature range, T _A	-40 to 125	°C
Storage temperature range, T _{stg}	-65 to 150	°C
Electrostatic discharge rating, ESD	Human-body model (HBM) AEC-Q100 Classification Level H2	2 kV
	Charged-device model (CDM) AEC-Q100 Classification Level C4B	750 V

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to GND. For reliable operation, the device must not be continuously operated at 7 V for more than t = 1000 h.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TPS3806133-Q1	
		DBV	
		6 PINS	
			UNIT
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	188.9	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	130.9	°C/W
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	34.2	°C/W
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	25.4	°C/W
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	33.8	°C/W
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	°C/W

- (1) 有关传统和新的热 度量的更多信息，请参阅 *IC 封装热量应用报告*，[SPRA953](#)。
- (2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的指定，在一个 JEDEC 标准高 K 电路板上进行仿真，从而获得自然 对流条件下的结至环境热阻。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳（顶部）的热阻。不存在特定的 JEDEC 标准测试，但 可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明，通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结板热阻。
- (5) 结至顶部特征参数， ψ_{JT} ，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中 描述的程序从仿真数据中提取出该参数以便获得 θ_{JA} 。
- (6) 结至电路板特征参数， ψ_{JB} ，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中 描述的程序从仿真数据中提取出该参数以便获得 θ_{JA} 。
- (7) 通过在外露（电源）焊盘上进行冷板测试仿真来获得 结至芯片外壳（底部）热阻。不存在特定的 JEDEC 标准 测试，但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。

RECOMMENDED OPERATING CONDITIONS

	MIN	MAX	UNIT
Supply voltage, V_{DD}	1.3	6	V
Input voltage, V_I	0	$V_{DD} + 0.3$	V
Operating free-air temperature range, T_A	-40	125	°C

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{OL}	Low-level output voltage	V _{DD} = 1.5 V, I _{OL} = 1 mA				V	
		V _{DD} = 3.3 V, I _{OL} = 2 mA			0.3		
		V _{DD} = 6 V, I _{OL} = 3 mA					
Power-up reset voltage ⁽¹⁾		V _{DD} ≥ 0.8 V, I _{OL} = 50 μA			0.2	V	
V _{IT}	Negative-going input threshold voltage ⁽²⁾	LSENSE	T _A = 25°C	1.198	1.207	1.216	V
		TPS3806I33-Q1		2.978	3	3.022	
		LSENSE	T _A = 0°C to 70°C	1.188	1.207	1.226	
		TPS3806I33-Q1		2.952	3	3.048	
		LSENSE	T _A = -40°C to 125°C	1.183	1.207	1.231	
		TPS3806I33-Q1		2.94	3	3.06	
V _{hys}	Hysteresis	1.2 V < V _{IT} < 2.5 V		60		mV	
		2.5 V < V _{IT} < 3.5 V		90			
I _I	Input current	LSENSE, HSENSE	-25		25	nA	
I _{OH}	High-level output current	V _{DD} = V _{IT} + 0.2 V, V _{OH} = V _{DD}			300	nA	
I _{DD}	Supply current	V _{DD} = 3.3 V, output unconnected		3	5	μA	
		V _{DD} = 6 V, output unconnected		4	6		
C _i	Input capacitance	V _I = 0 V to V _{DD}		1		pF	

(1) The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. $t_{r,VDD} \geq 15 \mu\text{s/V}$

(2) To ensure best stability of the threshold voltage, place a bypass capacitor (ceramic, 0.1 μF) near the supply terminals.

SWITCHING CHARACTERISTICS

at R_L = 1 MΩ, C_L = 50 pF, T_A = -40°C to 125°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{PHL}	Propagation (delay) time, high-to-low-level output	V _{DD} to $\overline{\text{RESET}}$ delay	V _{IH} = 1.05 × V _{IT} , V _{IL} = 0.95 × V _{IT}	5	100	μs
		LSENSE to $\overline{\text{RSTSENSE}}$ delay				
t _{PLH}	Propagation (delay) time, low-to-high-level output	V _{DD} to $\overline{\text{RESET}}$ delay				
		HSENSE to $\overline{\text{RSTSENSE}}$ delay				

TIMING REQUIREMENTS

at R_L = 1 MΩ, C_L = 50 pF, T_A = -40°C to 125°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _w	Pulse duration	At V _{DD}	V _{IH} = 1.05 × V _{IT} , V _{IL} = 0.95 × V _{IT}	5.5		μs
		At SENSE				





Table 2. TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
GND	2	I	Ground
HSENSE	6	I	Adjustable hysteresis input
LSENSE	5	I	Adjustable sense input
\overline{RESET}	3	O	Active-low open-drain reset output (from V_{DD})
$\overline{RSTSENSE}$	1	O	Active-low open-drain reset output (from LSENSE)
V_{DD}	4	I	Input supply voltage and fixed sense input

FUNCTION AND TRUTH TABLE

TPS3806133-Q1			
$V_{DD} > V_{IT}$	\overline{RESET}	$LSENSE > V_{IT}$	$\overline{RSTSENSE}$
0	L	0	L
1	H	1	H

FUNCTIONAL BLOCK DIAGRAM



Detailed Description

Operation

The TPS3806I33-Q1 monitors battery voltage and asserts $\overline{\text{RESET}}$ when a battery becomes discharged below a certain threshold voltage. A comparator monitors the battery voltage via an external resistor divider. When the voltage at the LSENSE input drops below the internal reference voltage, the $\overline{\text{RSTSENSE}}$ output pulls low. The output remains low until the battery is replaced, or recharged above a second higher trip-point, set at HSENSE. One can monitor a second voltage at V_{DD} . The independent $\overline{\text{RESET}}$ output pulls low when the voltage at V_{DD} drops below the fixed threshold voltage. Because the TPS3806I33-Q1 outputs are open-drain MOSFETs, most applications may require a pullup resistor.

Programming the Threshold Voltage Levels

Calculate the low-voltage threshold at LSENSE according to Equation 1:

$$V_{(\text{LSENSE})} = V_{\text{ref}} \left(\frac{R1 + R2 + R3}{R2 + R3} \right) \quad (1)$$

where $V_{\text{ref}} = 1.207 \text{ V}$

Calculate the high-voltage threshold at HSENSE as shown in Equation 2:

$$V_{(\text{HSENSE})} = V_{\text{ref}} \left(\frac{R1 + R2 + R3}{R3} \right) \quad (2)$$

where $V_{\text{ref}} = 1.207 \text{ V}$

To minimize battery current draw, TI recommends using $1 \text{ M}\Omega$ as the total resistor value $R_{(\text{tot})}$, with $R_{(\text{tot})} = R1 + R2 + R3$.

TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.

TYPICAL CHARACTERISTICS (continued)




Figure 5.




Figure 6.




Figure 7.




Figure 8.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3806I33QDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	PZHQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3806I33QDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3806I33QDBVRQ1	SOT-23	DBV	6	3000	180.0	180.0	18.0




PACKAGE OUTLINE

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214840/C 06/2021

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/C 06/2021

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/C 06/2021

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司