# 具有集成场效应晶体管（FET），USB 开关和按钮控制的 4.5 V 至 18 V 输入，高电流，同步降压 3 个直流至直流（DC－DC）转换器 <br> 查触样：TPS65287 

## 特性

－宽输入电源电压范围：

## $4.5 \mathrm{~V}-18 \mathrm{~V}$

- $0.8 \mathrm{~V}, 1 \%$ 精度基准
- 持续加载：

3A（降压1），2A（降压 2 和降压 3）
－最大电流：
3．5A（降压 1），2．5A（降压 2 和降压 3）

- 由外部电阻设置的 $300 \mathrm{kHz}-2.2 \mathrm{MHz}$ 开关频率
- 具有内置电流源的外部使能引脚以实现简便排序
- 外部软启动引脚
- 外部电阻设置的可调节逐周期电源限制
- 具有简单补偿电路的电流模式控制
－脉冲跳跃模式以实现高轻负载效率，从而实现优于 $2 \%$ 的输出纹波
- 支持预偏置输出
- 电源正常监控器和复位发生器
- 高达 2．1A 的 USB 电源，此电源具有可由外部电阻器设置的过流
- 针对 USB 开关的独立过热保护
- 用于智能系统加电／断电操作的按钮（针对 PB＿IN的额定 10 kV 静电放电（ESD））控制
－小型，高效散热的 $\mathbf{4 0}$ 引脚 $\mathbf{6 m m} \times 6 \mathrm{~mm}$ RHA（四方扁平无引线（QFN））封装
－$-40^{\circ} \mathrm{C}$ 至 $125^{\circ} \mathrm{C}$ 的结温范围


## 说明／订购信息

TPS65287是一款具有 3 个降压转换器的电源管理集成电路（IC）。集成了高侧和低侧金属氧化物半导体场效应晶体管（MOSFET）以提供效率更高的完全同步转换。这个转换器被设计成在使设计人员能够根据目标应用来优化他们的用法的同时，简化它的应用。
此转换器可运行在 $5 \mathrm{~V}, 9 \mathrm{~V}, 12 \mathrm{~V}$ 或 15 V 系统中。此输出电压可在外部由一个电阻分压器设定为 0.8 V 至输入电压减去转换器路径上阻性压降所得值之间的任一电压值。每个转换器特有使能引脚，此引脚允许一个针对排序用途的延迟启动，通过选择软启动电容来实现可调软启动时间的软启动引脚，和一个电流限制（RLIM）引脚，此引脚使得设计人员能够通过选择一个外部电阻器来调整电流限值，并且优化电感器的选择。所有转换器运行在＂断续模式＂中：一旦在任何一个转换器中感测到持续时间超过 10 ms 的过流情况，它们将被关断 10 ms ，然后将重试启动序列。如果过载已经被移除，此转换器将斜升并且正常运转。如果情况不是这样，此转换器将感测到另外一个过流事件，再次关断，并且在此故障被消除前，重复此循环（断续）。如果过载情况持续时间少于 10 ms ，那么只关断并重启动受到影响的相关转换器，而不会出现全局断续模式。
这些转换器的开关频率由一个连接至 ROSC 引脚的外部电阻器设定。开关稳压器被设计成在 300 kHz 至 2.2 MHz的频率范围内运行。于是，这些转换器以 $180^{\circ}$ 相位差运行，以大大减少输入滤波需求。
所有转换器具有峰值电流模式控制，此控制可简化外部频率补偿。此器件具有一个内置斜率补偿斜坡。斜坡补偿能够防止峰值电流模式控制中的次谐波振荡。一个传统类型II补偿网络能够稳定系统并实现快速瞬态响应。此外，一个与反贵分压器的上层电阻并联的可选电容器多提供一个零值，并使得分频频率超过 100 kHz 。

所有转换器特有一个自动低功率脉冲频率调制（PFM）跳跃模式，此模式提升了轻负载和待机运行期间的效率，而与此同时又保证一个极低的输出纹波，从而在低输出电压上实现一个少于 $2 \%$ 的值。
此器件组装有一个过压瞬态保护电路来大大减少电压过冲。过压保护（OVP）特性通过执行一个电路来大大减少输出过冲，此电路将 FB 引脚电压与 OVP 阀值（内部电压基准的 $106 \%$ ）相比较。如果 FB引脚电压大于 OVTP 阀值时，高侧 MOSFET 被禁用，从而防止电流流入输出，并且大大减少输出过冲。当 FB 电压下降至低于 OVP 较低阀值（为内部电压基准的 104\％）时，高侧 MOSFET 可接通下一个时钟周期。

[^0]TPS65287 特有一个监控电路，此电路监控每个降压转换器的输出，而 PGOOD 引脚在排序完成时置位。PGOOD引脚是一个开漏输出。这个 PGOOD 引脚在任一降压转换器被下拉至低于标称输出电压值的 $85 \%$ 时下拉为低电平。当所有转换器输出大于其标称输出电压值的 $90 \%$ 以上时，PGOOD 被上拉。缺省复位时间为 100 ms 。 PGOOD 的极性为高电平有效。

此按钮操作被已经被设计成在施加输入电源时实现自动系统启动，或者在无需额外的外部组件的情况下提供集成型接通／关闭系统管理。此器件的运行方式将取决于 INT引脚的状态（请见启动信号）。
USB 开关提供下游 USB 器件所需的高达 2.1 A 电流，并且此电流值由外部电阻器设置。当输出负载超过电流限制阀值或者出现短路时，电源管理单元（PMU）通过切换至恒定电流模式，并将过流逻辑输出下拉至低电平来将输出电流限制在安全水平上。当持续重负载和短路增加了开关内的功率耗散，而导致结温上升时，一个过热报警保护电路关闭此 USB 开关并使得这些降压转换器继续运行。
此器件执行一个内部热关断来在结温超过 $160^{\circ} \mathrm{C}$ 时保护其自身不受损坏。当结温超过热跳变阀值时，此热关断强制器件停止运行。一旦裸片温度减少至低于 $140^{\circ} \mathrm{C}$ ，此器件重新启动加电序列。热关断滞后值为 $20^{\circ} \mathrm{C}$ 。

订购信息 ${ }^{(1)}$

| $\mathbf{T}_{\mathbf{A}}$ | 封装 ${ }^{(2)}$ |  | 部件号 | 正面标记 |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ 至 $125^{\circ} \mathrm{C}$ | 40 引脚 $($ QFN ）- RHA | 2500 卷带 | TPS65287RHAR | TPS65287 |

（1）如需了解最新的封装和订购信息，敬请参阅本文档末尾的＂封装选项附录＂，或者查看TI网站www．ti．com。
（2）封装图样，热数据和符号可从网站www．ti．com／packaging中获取。

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTIONAL BLOCK DIAGRAM


## TYPICAL APPLICATION




## TERMINAL FUNCTIONS

| NAME | NO. | 1/0 | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| RLIM3 | 1 | I | Current limit setting for Buck3. Fit a resistor from this pin to ground to set the peak current limit on the output inductor. |
| SS3 | 2 | 1 | Soft start pin for Buck3. Fit a small ceramic capacitor to this pin to set the converter soft start time. |
| COMP3 | 3 | O | Compensation for Buck3. Fit a series RC circuit to this pin to complete the compensation circuit of this converter. |
| FB3 | 4 | I | Feedback pin for Buck3. Connect a divider set to 0.8 V from the output of the converter to ground. |
| PB_IN | 5 | I | Push button input (active low) |
| ROSC | 6 | I | Oscillator set. This resistor sets the frequency of internal autonomous clock. |
| FB1 | 7 | I | Feedback pin for Buck1. Connect a divider set to 0.8 V from the output of the converter to ground. |
| COMP1 | 8 | O | Compensation pin for Buck1. Fit a series RC circuit to this pin to complete the compensation circuit of this converter. |
| SS1 | 9 | I | Soft-start pin for Buck1. Fit a small ceramic capacitor to this pin to set the converter soft-start time. |
| RLIM1 | 10 | I | Current limit setting pin for Buck1. Fit a resistor from this pin to ground to set the peak current limit on the output inductor. |
| EN1 | 11 | I | Enable pin for Buck1. A high signal on this pin enables the regulator Buck. For a delayed start-up add a small ceramic capacitor from this pin to ground. |
| BST1 | 12 |  | Bootstrap capacitor for Buck1. Fit a 47-nF ceramic capacitor from this pin to the switching node. |
| VIN1 | 13 | 1 | Input supply for Buck1. Fit a 10- F F ceramic capacitor close to this pin. |
| LX1 | 14, 15 | O | Switching node for Buck1 |
| LX2 | 16, 17 | O | Switching node for Buck2 |
| VIN2 | 18 | I | Input supply for Buck2. Fit a 10- F F ceramic capacitor close to this pin. |
| BST2 | 19 |  | Bootstrap capacitor for Buck2. Fit a 47-nF ceramic capacitor from this pin to the switching node. |
| EN2 | 20 | I | Enable pin for Buck2. A high signal on this pin enables the regulator. For a delayed start-up add a small ceramic capacitor from this pin to ground. |
| RLIM2 | 21 | I | Current limit setting pin for Buck2. Fit a resistor from this pin to ground to set the peak current limit on the output inductor. |
| SS2 | 22 | I | Soft-start pin for Buck2. Fit a small ceramic capacitor to this pin to set the converter soft-start time. |
| COMP2 | 23 | O | Compensation pin for Buck2. Fit a series RC circuit to this pin to complete the compensation circuit of this converter. |
| FB2 | 24 | I | Feedback input for Buck2. Connect a divider set to 0.8 V from the output of the converter to ground. |
| F_PWM | 25 | I | Forces PWM operation in all converters when set high. If low converters will operate in automatic PFM/PWM mode. |
| INT | 26 | O | Open drain interrupt output |
| PGOOD | 27 | O | Power good. Open drain output asserted low after all converters and sequenced and within regulation. Polarity is factory selectable (active high default). |
| V7V | 28 | O | Internal supply. Connect a $4.7-\mu \mathrm{F}$ to $10-\mu \mathrm{F}$ ceramic capacitor from this pin to ground. |
| V3V | 29 | O | Internal supply. Connect a $3.3-\mu \mathrm{F}$ to $10-\mu \mathrm{F}$ ceramic capacitor from this pin to ground. |
| RSET | 30 | 1 | Set USB current limit by an external resistor to ground. Connect this pin to ground to set USB current limit to default 1.2 A. |
| IC | 31 | I | This pin should be connected to V7V pin |
| USB_VIN | 32 | 1 | USB switch Input supply |
| USB_VO | 33 | O | USB switch output |

TERMINAL FUNCTIONS (continued)

| NAME | NO. | I/O |  |
| :--- | :---: | :---: | :--- |
| USB_EN | 34 | I | Enable input, high turns on the switch |
| USB_nFAULT | 35 | O | USB1 fault flag output, open drain, active low. Asserted when overcurrent <br> or overtemperature condition is detected in the switch. |
| LX3 | 36,37 | O | Switching node for Buck3 |
| VIN3 | 38 | I | Input supply for Buck3. Fit a 10- $\mu$ F ceramic capacitor close to this pin. |
| BST3 | 39 |  | Bootstrap capacitor for Buck3. Fit a 47-nF ceramic capacitor from this pin <br> to the switching node. |
| EN3 | 40 | I | Enable pin for Buck3. A high signal on this pin enables the converter. For <br> a delayed start-up add a small ceramic capacitor from this pin to ground. |
| PowerPAD |  | PowerPAD. Connect to system ground for electrical and thermal <br> connection. |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted, all voltages are with respect to GND)

| Voltage range at VIN1,VIN2, VIN3, LX1, LX2, LX3 | -0.3 to 20 | V |
| :--- | :---: | :---: |
| Voltage range at LX1, LX2, LX3 (maximum withstand voltage transient < 10 ns ) | -3 to 20 | V |
| Voltage at BST1, BST2, BST3 referenced to LX pin | -0.3 to 7 | V |
| Voltage at V7V, COMP1, COMP2, COMP3, USB_VIN, USB_VO, USB_EN, USB_nFAULT, <br> PB_IN, INT,PGOOD | -0.3 to 7 | V |
| Voltage at V3V, RLIM1, RLIM2, RLIM3, EN1,EN2, EN3, SS1, SS2, SS3, FB1, FB2, FB3, <br> ROSC, F_PWM, RSET | -0.3 to 3.6 | V |
|  | Voltage at GND | -0.3 to 0.3 |
| $\mathrm{~T}_{\mathrm{J}}$ | Operating junction temperature range | -40 to 125 |
| $\mathrm{~T}_{\text {STG }}$ | Storage temperature range | -55 to 150 |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

|  | Input operating voltage | MIN | NOM |
| :--- | ---: | ---: | :---: |
| VIN | 4.5 | MAX | UNIT |
| $\mathrm{T}_{\mathrm{A}}$ | Junction temperature | -40 | 18 |

## ELECTROSTATIC DISCHARGE (ESD) PROTECTION

|  | MIN | MAX |
| :--- | ---: | :---: |
| Uuman body model (HBM), PB_IN pin to ground | 2000 | V |
| Charge device model (CDM) | 500 | V |

## PACKAGE DISSIPATION RATINGS ${ }^{(1)}$

| PACKAGE | $\boldsymbol{\theta}_{\mathrm{JA}}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ | $\mathbf{T}_{\mathrm{A}}=\mathbf{2 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING (W) | $\mathbf{T}_{A}=\mathbf{5 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING (W) | $\mathbf{T}_{\mathrm{A}}=\mathbf{8 5}{ }^{\circ} \mathbf{C}$ <br> POWER RATING (W) |
| :---: | :---: | :---: | :---: | :---: |
| RHA | 30 | 3.33 | 2.3 | 1.3 |

(1) Based on JEDEC 51.5 HIGH K environment measured on a $76.2 \times 114 \times 0.6-\mathrm{mm}$ board with the following layer arrangement:
(a) Top layer: $2 \mathrm{Oz} \mathrm{Cu}, \mathrm{6.7} \mathrm{\%} \mathrm{coverage}$
(b) Layer 2: $1 \mathrm{Oz} \mathrm{Cu}, 90 \%$ coverage
(c) Layer 3: $1 \mathrm{Oz} \mathrm{Cu}, 90 \%$ coverage
(d) Bottom layer: $2 \mathrm{Oz} \mathrm{Cu} ,\mathrm{20} \mathrm{\%} \mathrm{coverage}$

## ELECTRICAL CHARACTERISTICS

$\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}$ (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY UVLO AND INTERNAL SUPPLY VOLTAGE |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | 4.5 | 18 | V |
| $\mathrm{IDD}_{\text {SDN }}$ | Shutdown | EN pin = low for all converters | 180 |  | $\mu \mathrm{A}$ |
| $\mathrm{IDD}_{\mathrm{Q}}$ | Quiescent (push-button pull-up current not included) | Converters enabled, no load <br> Buck1 $=1.2 \mathrm{~V}$ <br> Buck2 $=1.8 \mathrm{~V}$ <br> Buck3 $=3.3 \mathrm{~V}$ <br> $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{F}$ - PWM $=$ Low | 700 |  | $\mu \mathrm{A}$ |
|  | Quiescent, forced PWM | Converters enabled, no load F_PWM = High | 24 |  | mA |
| UVLO | $\mathrm{V}_{\text {IN }}$ under voltage lockout | Rising $\mathrm{V}_{\mathrm{IN}}$ | 4.22 |  | V |
|  |  | Falling $\mathrm{V}_{\mathrm{IN}}$ | 4.1 |  |  |
| UVLO ${ }_{\text {DEGLITCH }}$ |  | Both edges | 110 |  | $\mu \mathrm{s}$ |
| V3p3 | Internal biasing supply |  | 3.3 |  | V |
| V7V | Internal biasing supply |  | 6.25 |  | V |
| V7V ${ }_{\text {UVLo }}$ | UVLO for internal V7V rail | Rising V7V | 3.8 |  | V |
|  |  | Falling V7V | 3.6 |  |  |
| V7V ${ }_{\text {UVLO_DEGLITCH }}$ |  | Falling edge | 120 |  | $\mu \mathrm{s}$ |

BUCK CONVERTERS (ENABLE CIRCUIT, CURRENT LIMIT, SOFT-START AND SWITCHING FREQUENCY)


FEEDBACK, REGULATION, OUTPUT STAGE

| $V_{\text {FB }}$ | Feedback voltage | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -1\% | 0.8 | 1\% | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {IN }}=4.5 \mathrm{~V}$ to 16 V | -2\% | 0.8 | 2\% |  |
| ton_min | Minimum on time (current sense blanking) |  |  |  | 135 | ns |
| Limiti | Peak inductor current limit range |  | 0.75 |  | 4 | A |
| Llimit2 | Peak inductor current limit range |  | 0.75 |  | 3 | A |
| lıimitз | Peak inductor current limit range |  | 0.75 |  | 3 | A |

MOSFET (BUCK 1)

| H.S. Switch | On resistance of high side FET on <br> CH 1 | $25^{\circ} \mathrm{C}, \mathrm{BOOT}=6.5 \mathrm{~V}$ | 95 | $\mathrm{~m} \Omega$ |
| :--- | :--- | :--- | :--- | :---: |
| L.S. Switch | On resistance of low side FET on <br> CH 1 | $25^{\circ} \mathrm{C}, \mathrm{VIN}=12 \mathrm{~V}$ | 50 | $\mathrm{~m} \Omega$ |

## ELECTRICAL CHARACTERISTICS (continued)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOSFET (BUCK 2) |  |  |  |  |  |  |
| H.S. Switch | On resistance of high side FET on CH2 | $25^{\circ} \mathrm{C}, \mathrm{BOOT}=6.5 \mathrm{~V}$ |  | 120 |  | $\mathrm{m} \Omega$ |
| L.S. Switch | On resistance of low side FET on CH 2 | $25^{\circ} \mathrm{C}, \mathrm{VIN}=12 \mathrm{~V}$ |  | 80 |  | $\mathrm{m} \Omega$ |
| MOSFET (BUCK 3) |  |  |  |  |  |  |
| H.S. Switch | On resistance of high side FET on CH3 | $25^{\circ} \mathrm{C}, \mathrm{BOOT}=6.5 \mathrm{~V}$ |  | 120 |  | $\mathrm{m} \Omega$ |
| L.S. Switch | On resistance of low side FET on CH3 | $25^{\circ} \mathrm{C}, \mathrm{VIN}=12 \mathrm{~V}$ |  | 80 |  | $\mathrm{m} \Omega$ |
| ERROR AMPLIFIER |  |  |  |  |  |  |
| $\mathrm{gm}_{\mathrm{M}}$ | Error amplifier transconductance | $-2 \mu \mathrm{~A}<\mathrm{ICOMP}<2 \mu \mathrm{~A}$ |  | 130 |  | $\mu \mathrm{S}$ |
| gmPS1 | COMP to ILX gm of Buck1 ${ }^{(1)}$ | $\mathrm{I}_{L X}=0.5 \mathrm{~A}$ |  | 10 |  | A/V |
| gmpS2 | COMP to ILX gm of Buck2 and $3^{(1)}$ | $\mathrm{I}_{L X}=0.5 \mathrm{~A}$ |  | 8 |  | A/V |
| POWER GOOD RESET GENERATOR |  |  |  |  |  |  |
| VUV BUCKX | Threshold voltage for buck under voltage | Output falling |  | 85 |  | \% |
|  |  | Output rising (PG will be asserted) |  | 90 |  |  |
| tUV_deglitch | Deglitch time (both edges) |  |  | 11 |  | ms |
| ton_HICCUP | Hiccup mode ON time | VUV ${ }_{\text {BUCKX }}$ asserted |  | 14 |  | ms |
| toff_HICCUP | Hiccup mode OFF time | All converters disabled. Once toff_hiccup elapses, all converters will go through sequencing again. |  | 20 |  | ms |
| VOV ${ }_{\text {BUCKX }}$ | Threshold voltage for buck over voltage | Output rising (high side FET will be forced off) |  | 106 |  | \% |
|  |  | Output falling (high side FET will be allowed to switch ) |  | 104 |  |  |
| $\mathrm{t}_{\mathrm{RP}}$ | minimum reset period | Measured after the later of Buck1 or Buck3 power-up successfully |  | 100 |  | ms |
| PB_IN |  |  |  |  |  |  |
| $V_{P B}$ | PB_IN, P_OFF , threshold | Low, V3p3 = 3.2-3.4V |  |  | $\begin{aligned} & 0.33 x \\ & \text { V3p3 } \end{aligned}$ | V |
|  |  | High, V3p3 = 3.2-3.4V | $\begin{aligned} & 0.66 x \\ & \text { V3p3 } \end{aligned}$ |  |  |  |
| TPB_DEGLITCH | PofF Internal de-bounce time turn_on and turn_off |  |  | 20 |  | ms |
| USB SWITCH |  |  |  |  |  |  |
| VIN ${ }_{\text {USB }}$ | USB input voltage range |  | 2.5 |  | 6 | V |
| V ${ }_{\text {IH_USB_EN }}$ | USB_EN high level input voltage | V3p3 = 3.2-3.4 V, V ${ }_{\text {USB_EN }}$ rising | $\begin{aligned} & 0.66 x \\ & \text { V3p3 } \end{aligned}$ |  |  | V |
| VIL_USB_EN | USB_EN low level input voltage | V3p3 = 3.2-3.4 V, V ${ }_{\text {USB_EN }}$ falling |  |  | $\begin{aligned} & 0.33 x \\ & \text { V3p3 } \end{aligned}$ | V |
| $\mathrm{R}_{\text {DS_USB }}$ | Static drain-source on-state resistance | $\begin{aligned} & \text { USB_VIN }=5 \mathrm{~V} \text { and } \\ & \text { lo_USB }=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \end{aligned}$ |  | 135 |  | $\mathrm{m} \Omega$ |
| los | Current limit threshold and short circuit current | RSET $=25 \mathrm{k} \Omega$ | 1.65 | 1.76 | 1.87 | A |
|  |  | RSET $=40 \mathrm{k} \Omega$ | 1.18 | 1.26 | 1.34 |  |
|  |  | RSET $=90 \mathrm{k} \Omega$ | 0.47 | 0.50 | 0.53 |  |
| V USB_nFAULT | USB_nFAULT output voltage low | $\mathrm{l}_{\text {USB_nFAULT }}=1 \mathrm{~mA}$ |  | 150 |  | mV |

[^1]
## ELECTRICAL CHARACTERISTICS (continued)

$\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}$ (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| TD_on | Turn-on delay time | $\begin{aligned} & \text { USB_IN = }=5 \mathrm{~V}, C_{L}=10 \mu \mathrm{~F}, \\ & \mathrm{R}_{\mathrm{L}}=100 \Omega \end{aligned}$ | 1.1 |  | ms |
| $\mathrm{T}_{\text {D_off }}$ | Turn-off delay time |  | 1.6 |  | ms |
| TIOS | Response time to short circuit | USB_IN = 5 V | 2 |  | $\mu \mathrm{s}$ |
| $\mathrm{T}_{\text {DEGLITCH(OCP) }}$ | Switch over current fault deglitch | Fault assertion or de-assertion due to over-current condition | 8.8 |  | ms |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistance | USB_IN = 5 V , USB_EN $=0 \mathrm{~V}$ | 130 |  | $\Omega$ |
| TUSB_TRIP | USB thermal trip point | Rising temperature | 130 |  | ${ }^{\circ} \mathrm{C}$ |
| TUSB_HYST | USB thermal trip hysteresis | Hysteresis | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| THERMAL SHUTDOWN |  |  |  |  |  |
| $\mathrm{T}_{\text {TRIP }}$ | Thermal shut down trip point | Rising temperature | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYST }}$ | Thermal shut down hysteresis | Device re-starts | 20 |  | ${ }^{\circ} \mathrm{C}$ |



Figure 1. Power Switches Test Circuit and Voltage Waveforms


Figure 2. Response Time to Short Circuit Waveform


Figure 3. Output Voltage vs Current Limit Threshold

TYPICAL CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Buck1 $=1.2 \mathrm{~V}$, Buck2 $=1.8 \mathrm{~V}$, Buck $3=3.3 \mathrm{~V}, \mathrm{~L}=4.7 \mu \mathrm{H}, \mathrm{f}_{\mathrm{sw}}=500 \mathrm{kHz}$ (unless otherwise noted)


Figure 4. Buck1 1.2V Efficiency, Forced PWM and PSM


Figure 6. Buck2 1.8V Efficiency, Forced PWN and PSM


Figure 8. Buck3 3.3 Efficiency, Forced PWM and PSM


Figure 5. Buck1 1.2V Efficiency, Forced PWM


Figure 7. Buck2 1.8V Efficiency, Forced PWM


Figure 9. Buck3 3.3V Efficiency, Forced PWM

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Buck1 $=1.2 \mathrm{~V}$, Buck2 $=1.8 \mathrm{~V}$, Buck3 $=3.3 \mathrm{~V}, \mathrm{~L}=4.7 \mu \mathrm{H}, \mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}$ (unless otherwise noted)


Figure 10. Line Regulation: Buck1 @ 1.2V, 1\% Resistor Feedback


Figure 12. Line Regulation: Buck3 @ 3.3V, 1\% Resistor Feedback

Vin=12V, Vout2=1.8V


Figure 14. Load Regulation: Buck2 @ 1.8V, 1\% Resistor Feedback


Figure 11. Line Regulation: Buck2 @ 1.8V, 1\% Resistor Feedback


Figure 13. Load Regulation: Buck1 @ 1.2V, 1\% Resistor Feedback


Figure 15. Load Regulation: Buck3 @ 3.3V, 1\% Resistor Feedback

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Buck1 $=1.2 \mathrm{~V}$, Buck2 $=1.8 \mathrm{~V}$, Buck3 $=3.3 \mathrm{~V}, \mathrm{~L}=4.7 \mu \mathrm{H}, \mathrm{f}_{\mathrm{Sw}}=500 \mathrm{kHz}$ (unless otherwise noted)


Figure 16. Power-Up All Converters, No Load


Figure 17. Power-Down All Converters, No Load


Figure 19. Detail of Start-Up 4.7nF Fitted to All Enable Pins


Figure 20. Ripple, Buck1 = OA, Buck2 = 0A, Buck3 = OA


Figure 21. Transient Response Buck1 Ripple, Buck1 $=3 A$, Buck2 $=2 A$, Buck $3=2 A$

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Buck1 $=1.2 \mathrm{~V}$, Buck2 $=1.8 \mathrm{~V}$, Buck3 $=3.3 \mathrm{~V}, \mathrm{~L}=4.7 \mu \mathrm{H}, \mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}$ (unless otherwise noted)


Figure 22. Transient Response Buck1@1.2V, 1-3A Step, Co $=68 \mu \mathrm{~F}$

Figure 24. Transient Response Buck3@3.3 V, 1-2A Step, Co $=22 \mu \mathrm{~F}$


Figure 26. PSM/PWM Transition (Pin 25 Pulled High)


Figure 25. PSM Operation 1.2V, 1.8V, 3.3V


Figure 27. PSM/PWM Transition (Pin 25 Pulled Low)

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Buck1 $=1.2 \mathrm{~V}$, Buck2 $=1.8 \mathrm{~V}$, Buck3 $=3.3 \mathrm{~V}, \mathrm{~L}=4.7 \mu \mathrm{H}, \mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}$ (unless otherwise noted)


Figure 28. Buck1 Dynamic Transition from PSM to PWM, $\mathrm{C}=68 \mu \mathrm{~F}$


Figure 29. Buck2 Dynamic Transition from PSM to PWM $\mathrm{C}=47 \mu \mathrm{~F}$


Figure 30. Buck3 Dynamic Transition from PSM to PWM, $\mathrm{C}=22 \mu \mathrm{~F}$


Figure 31. Over Current Protection PGOOD Buck1=1.2V


Figure 32. Over Current Protection and PGOOD Buck2=1.8V


Figure 33. Over Current Protection and PGOOD Buck3=3.3V

TYPICAL CHARACTERISTICS (continued)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Buck1 $=1.2 \mathrm{~V}$, Buck2 $=1.8 \mathrm{~V}$, Buck3 $=3.3 \mathrm{~V}, \mathrm{~L}=4.7 \mu \mathrm{H}, \mathrm{f}_{\mathrm{Sw}}=500 \mathrm{kHz}$ (unless otherwise noted)


Figure 34. Hiccup Recover, Buck1=1.2V


Figure 36. Hiccup Recover, Buck3=3.3V


Figure 35. Hiccup Recover, Buck2=1.8V

Figure 37. USB Switch Start-Up No Load

Figure 38. USB Switch Start-Up 1A Load



Figure 39. USB Switch Current Limit Operation

## TYPICAL CHARACTERISTICS (continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, Buck1 $=1.2 \mathrm{~V}$, Buck2 $=1.8 \mathrm{~V}$, Buck3 $=3.3 \mathrm{~V}, \mathrm{~L}=4.7 \mu \mathrm{H}, \mathrm{f}_{\mathrm{Sw}}=500 \mathrm{kHz}$ (unless otherwise noted)


Figure 40. USB Switch Current Limit Recovery


Figure 41. USB Switch Output Reverse Protection

## DETAILED DESCRIPTION

## Adjustable Switching Frequency

To select the internal switching frequency, connect a resistor from ROSC to ground. Figure 42 shows the required resistance for a given switching frequency.


Figure 42. ROSC vs Switching Frequency

$$
\begin{equation*}
R_{o s c}(k \Omega)=169.5 \cdot f_{s W}^{-1.221} \tag{1}
\end{equation*}
$$

## Output Inductor Selection

To calculate the value of the output inductor, use Equation 2.
$L o=\frac{V \text { in }- \text { Vout }}{I o \cdot K_{\text {ind }}} \cdot \frac{V o u t}{V \text { in } \cdot f s w}$
$\mathrm{K}_{\text {IND }}$ is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. In general, $\mathrm{K}_{\text {IND }}$ is normally from 0.1 to 0.3 for the majority of applications. A value of 0.1 will improve the efficiency at light load, while a value of 0.3 will provide the lowest possible cost solution. The ripple current is:
Iripple $=\frac{\text { Vin }- \text { Vout }}{\text { Lo }} \cdot \frac{\text { Vout }}{\text { Vin } \cdot f s w}$

## Output Capacitor

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple's requirements. If a minimum transient specification is required use the following equation:

$$
\begin{equation*}
C o>\frac{\Delta I_{\text {OUT }}{ }^{2} \cdot L_{o}}{V_{\text {out }} \cdot \Delta V o u t} \tag{4}
\end{equation*}
$$

The following equation calculates the minimum output capacitance needed to meet the output voltage ripple specification.
$C o>\frac{1}{8 \cdot f s w} \cdot \frac{1}{\frac{V_{\text {RIPPLE }}}{I_{\text {RIPPLE }}}}$
Where $\mathrm{f}_{\mathrm{SW}}$ is the switching frequency, $\mathrm{V}_{\text {RIPPLE }}$ is the maximum allowable output voltage ripple, and $\mathrm{V}_{\text {RIPPLE }}$ is the inductor ripple current.

## Input Capacitor

A minimum $10-\mu \mathrm{F}$ X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND of each converter. The input capacitor must handle the RMS ripple current shown in the following equation.
Icirms $=$ Iout $\cdot \sqrt{\frac{\text { Vout }}{\text { Vin } \min } \cdot \frac{(\text { Vin } \min -V o u t)}{\text { Vin } \min }}$

## Bootstrap Capacitor

The device has two integrated boot regulators and requires a small ceramic capacitor between the BST and LX pins to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be $0.047 \mu \mathrm{~F}$. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

## Push Button

The push button control is an optional feature. The user can power on and off the PMU without push button by connecting the PB pin to GND. Alternatively, the user can power on and off the PMU by using a push button on/off controller. When the 3.3 V LDO's output is more than 2.6 V , the internal logic will detect the voltage at PB to determine whether the PB pin is used. When the voltage at PB is zero, the PMU will be activated after detecting PB staying low for at least 20 ms . On the other hand, if the voltage at PB is high, the PMU will keep off until the first solid push button signal. After a valid push button signal is asserted, the PMU will follow each dc/dc converter's EN and power up from a valid push button signal.
During power off, once the PB has been pressed, INT is switched low. This warns the system to shut down all housekeeping tasks. During the off period, the PMU will keep off until a new PB signal is received. This "off" state can be overridden by recycling the input power.

## Turn On Through Push Button

When the PB pin is not tied to GND, a high to low transition on PB initiates the power on sequence. PB must stay low for a period of 20 ms . Once completing this 20 mS , the internal EN is asserted and the PMU is turned on.


Figure 43. Push Button Turn On

## Turn Off Through Push Button

A high to low transition on PB initiates the power off sequence. PB must stay low for a period of 20 ms . After completing 20ms, the PMU pulls down the INT to alert the system that the PMU will be shut down within 1024ms. After 1024ms, the PMU will be disabled through an internal EN, which can override the individual EN of each power converter. The PMU will keep off unless there is another from high to low transition on PB or the input power is recycled.


Figure 44. Push Button Trun Off

## Delayed Start-Up

If a delayed start-up is required on any of the buck converters fit a ceramic capacitor to the ENx pins. The delay added is $\sim 0.417 \mathrm{~ms}$ per nF connected to the pin. Note that the EN pins have a weak $1-\mathrm{M} \Omega$ pull-up to the 3 V 3 rail.


Figure 45. Delayed Start-Up

## Out-of-Phase Operation

In order to reduce input ripple current, buck 1 and buck 2 operate 180 degree out-of-phase. This enables the system having less input ripple, then to lower component cost, save board space and reduce EMI.

## Soft-Start Time

The device has an internal pull-up current source of $5 \mu \mathrm{~A}$ that charges an external soft-start capacitor to implement a slow start time. Equation 7 shows how to select a soft-start capacitor based on an expected slow start time. The voltage reference ( $\mathrm{V}_{\text {REF }}$ ) is 0.8 V and the soft-start charge current $\left(\mathrm{I}_{\mathrm{ss}}\right)$ is $5 \mu \mathrm{~A}$. The soft-start circuit requires 1 nF per around $167 \mu \mathrm{~s}$ to be connected at the SS pin. A 0.8 -ms soft-start time is implemented for all converters fitting 4.7 nF to the relevant SS pin.

$$
T_{s s}(m s)=V_{R E F}(V) \cdot\left(\frac{C_{s s}(n F)}{I_{s s}(\mu A)}\right)
$$

The Power Good circuit for the bucks has a 11-ms watchdog. Therefore the soft-start time should be lower than this value. It is recommended not to exceed 5 ms .

## Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use $1 \%$ tolerance or better divider resistors. In order to improve efficiency at light load, start with a value close to $40 \mathrm{k} \Omega$ for the R1 resistor and use Equation 8 to calculate R2.

$$
\begin{equation*}
R 2=R 1 \cdot\left(\frac{0.8 V}{V_{O}-0.8 V}\right) \tag{8}
\end{equation*}
$$



Figure 46. Voltage Divider Circuit

## Loop Compensation

TPS65287 is a current mode control DC/DC converter. The error amplifier is a transconductance amplifier with a $g_{M}$ of $130 \mu \mathrm{~A} / \mathrm{V}$. A typical compensation circuit could be type II ( $\mathrm{R}_{\mathrm{c}}$ and $\mathrm{C}_{\mathrm{c}}$ ) to have a phase margin between $60^{\circ}$ and $90^{\circ}$, or type III ( $\mathrm{R}_{\mathrm{c}}$ and $\mathrm{C}_{\mathrm{c}}$ and $\mathrm{C}_{\mathrm{ff}}$ to improve the converter transient response. $\mathrm{C}_{\text {Roll }}$ adds a high frequency pole to attenuate high-frequency noise when needed. It may also prevent noise coupling from other rails if there is possibility of cross coupling in between rails when layout is very compact.


Figure 47. Loop Compensation Scheme

To calculate the external compensation components follow the following steps:

|  | TYPE II CIRCUIT | TYPE III CIRCUIT |
| :---: | :---: | :---: |
| Select switching frequency that is appropriate for application depending on L, C sizes, output ripple, EMI concerns and etc. Switching frequencies around 500 kHz yield best trade off between performance and cost. When using smaller $L$ and $C$, switching frequency can be increased. To optimize efficiency, switching frequency can be lowered. |  | Type III circuit recommended for switching frequencies higher than 500 kHz . |
| Select cross over frequency $\left(\mathrm{f}_{\mathrm{c}}\right)$ to be at least $1 / 5$ to $1 / 10$ of switching frequency ( $\mathrm{f}_{\mathrm{s}}$ ). | Suggested $\mathrm{f}_{\mathrm{c}}=\mathrm{f}_{\mathrm{s}} / 10$ | Suggested $\mathrm{f}_{\mathrm{c}}=\mathrm{f}_{\mathrm{s}} / 10$ |
| Set and calculate $\mathrm{R}_{\mathrm{c}}$. | $R_{C}=\frac{2 \pi \cdot f c \cdot V o \cdot C o}{g_{M} \cdot V r e f \cdot g m_{p s}}$ | $R_{C}=\frac{2 \pi \cdot f c \cdot V o \cdot C o}{g_{M} \cdot V r e f \cdot g m_{p s}}$ |
| Calculate $\mathrm{C}_{\mathrm{c}}$ by placing a compensation zero at or before the converter dominant pole $f p=\frac{1}{C_{O} \cdot R_{L} \cdot 2 \pi}$ | $C_{c}=\frac{R_{L} \cdot C o}{R_{c}}$ | $C_{c}=\frac{R_{L} \cdot C o}{R_{c}}$ |
| Add $\mathrm{C}_{\text {Roll }}$ if needed to remove large signal coupling to high impedance CMP node. Make sure that $f p_{\text {Roll }}=\frac{1}{2 \cdot \pi \cdot R_{C} \cdot C_{\text {Roll }}}$ <br> is at least twice the cross over frequency. | $C_{R o l l}=\frac{\operatorname{Re} s r \cdot C o}{R_{C}}$ | $C_{R o l l}=\frac{\operatorname{Re} s r \cdot C o}{R_{C}}$ |
| Calculate $\mathrm{C}_{\mathrm{ff}}$ compensation zero at low frequency to boost the phase margin at the crossover frequency. Make sure that the zero frequency ( $\mathrm{f}_{\mathrm{ff}}$ ) is smaller than equivalent soft-start frequency ( $1 / T_{\text {ss }}$ ). | NA | $C_{f f}=\frac{1}{2 \cdot \pi \cdot f z_{f f} \cdot R_{1}}$ |

## Slope Compensation

The device has a built-in slope compensation ramp. The slope compensation can prevent sub harmonic oscillations in peak current mode control.

## Power Good

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below $85 \%$ of the nominal output voltage. The PGOOD is pulled up when both buck converters' outputs are more than $90 \%$ of its nominal output voltage.
The default reset time is 100 ms . The polarity of the PGOOD is active high.

## Current Limit Protection

The TPS65287 current limit trip is set by the following formulae:

|  | TYPE II CIRCUIT |
| :---: | :---: |
| $\begin{equation*} I_{L I M 1}(A)=\frac{268.5}{\operatorname{RLIM1(k\Omega )}}+0.613 \tag{9} \end{equation*}$ |  |
| $\begin{equation*} I_{L I M 2}(A)=\frac{324.8}{\operatorname{RLIM1(k\Omega )}}+0.543 \tag{10} \end{equation*}$ |  |
| $\begin{equation*} I_{L I M 3}(A)=\frac{208.7}{\operatorname{RLIM} 2(k \Omega)}+0.731 \tag{11} \end{equation*}$ |  |

All converters operate in hiccup mode: Once an over-current lasting more than 11 ms is sensed in any of the converters, they will shut down for 11 ms and then the start-up sequencing will be tried again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case the converter will see another over-current event and shuts-down again repeating the cycle (hiccup) until the failure is cleared.

If an overload condition lasts for less than 11 ms , only the relevant converter affected will shut-down and re-start and no global hiccup mode will occur.

## Overvoltage Transient Protection

The device incorporates an overvoltage transient protection (OVP) circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVTP threshold which is $106 \%$ of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVTP threshold which is $104 \%$, the high side MOSFET is allowed to turn on the next clock cycle.

## Low Power/Pulse Skipping Operation

When a buck synchronous converter operates at light load or standby conditions, the switching losses are the dominant source of power losses. Under these load conditions, TPS65287 uses a pulse skipping modulation technique to reduce the switching losses by keeping the power transistors in the off-state for several switching cycles, while maintaining a regulated output voltage. Figure 48 shows the output voltage and load plus the inductor current.


Figure 48. Low Power/Pulse Skipping
During the burst mode, the converter continuously charges up the output capacitor until the output voltage reaches a certain limit threshold. The operation of the converter in this interval is equivalent to the peak inductor current mode control. In each switch period, the main switch is turned on until the inductor current reaches the peak current limit threshold. As the load increases the number of pulses increases to make sure that the output voltage stays within regulation limits. When the load is very light the low power controller has a zero crossing detector to allow the low side mosfet to operate even in light load conditions. The transistor is not disabled at light loads. A zero crossing detection circuit will disable it when inductor current reverses. During the whole process the body diode does not conduct but is used as blocking diode only.
During the skipping interval, the upper and lower transistors are turned off and the converter stays in idle mode. The output capacitors are discharged by the load current until the moment when the output voltage drops to a low threshold.
The choice of output filter will influence the performance of the low power circuit. The maximum ripple during low power mode can be calculated as:
$V_{\text {OUT_RIPPLE }}=\frac{K_{\text {RIP }} T_{S}}{C_{\text {OUT }}}$
Where $\mathrm{K}_{\text {RIP }}$ is 1.4 for Buck1 and 0.7 for Buck2 and Buck3. TS can be calculated as:
$T_{S}=\frac{0.35}{\left[\left(\frac{V_{\text {IN }}-V_{\text {OUT }}}{L}\right) \frac{V_{\text {OUT }}}{V_{I N}}\right]}$

## USB Switch

The USB switch is enabled (active high) with the USB_EN pin. The switch has a typical resistance of $135 \mathrm{~m} \Omega$. If a continuous short-circuit condition is applied to the USB switch output, the USB switch will shut-down once its temperature reaches $130^{\circ} \mathrm{C}$, allowing for the buck converters to operate unaffected. Once the USB switch cools down it will restart automatically.

USB_VIN
0


USB_nFAULT


Figure 49. USB Switch

## Programming the Current-Limit

The TPS65287 uses an internal regulation loop to provide a regulated voltage on the RLIM pin. The recommended $1 \%$ resistor range for RLIM is $18 \mathrm{k} \Omega \leq$ RLIM $\leq 232 \mathrm{k} \Omega$ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for RLIM. The following equations and Figure 50 can be used to calculate the resulting over-current for a given external resistor value (RSET). The equations do not account for tolerance due to external resistor variation, so it is important to account for this tolerance when selecting RSET. The traces routing the RSET resistor to the TPS65287 should be as short as possible to reduce parasitic effects on the current-limit accuracy.


Figure 50. Current-Limit vs RLIM

## Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds $160^{\circ} \mathrm{C}$. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below $140^{\circ} \mathrm{C}$, the device reinitiates the power up sequence. The thermal shutdown hysteresis is $20^{\circ} \mathrm{C}$.

## 3.3-V and 6.5 LDO Regulators

The following ceramic capacitor (X7R/X5R) should be connected as close as possible to the described pins:

- $4.7 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ for V 7 V pin 28
- $3.3 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ for V 3 V pin 29


## Layout Recommendation

Layout is a critical portion of PMIC designs.

- Place tracing for output voltage and LX on the top layer and an inner power plane for VIN.
- Fit also on the top layer connections for the remaining pins of the PMIC and a large top side area filled with ground.
- The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter capacitor and directly under the TPS65287 device to provide a thermal path from the PowerPad land to ground.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the ground connections. Since the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the VIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width.
- The compensation should be as close as possible to the CMPx pins. The CMPx and ROSC pins are sensitive to noise so the components associated to these pins should be located as close as possible to the IC and routed with minimal lengths of trace.


## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65287RHAR | ACtive | VQFN | RHA | 40 | 2500 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | $\begin{aligned} & \hline \text { TPS } \\ & 65287 \end{aligned}$ | Samples |
| TPS65287RHAT | PREVIEW | VQFN | RHA | 40 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | $\begin{aligned} & \text { TPS } \\ & 65287 \end{aligned}$ |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


SOLDER MASK DETAILS

NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271)
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


SOLDER PASTE EXAMPLE BASED ON 0.125 MM THICK STENCIL SCALE: 15X

EXPOSED PAD 41
75\% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他安全，安保或其他要求。这些资源如有变更，恕不另行通知。TI授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款（https：www．ti．com．cn／zh－cn／legal／termsofsale．html）或 ti．com．cn 上其他适用条款／TI产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。


[^0]:    圱
    Please be aware that an important notice concerning availability，standard warranty，and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet．

[^1]:    (1) Specified by design.

