













DRV10963

ZHCSAX9A-MARCH 2013-REVISED JULY 2015

DRV10963 5V、三相无传感器 BLDC 电机驱动器

特性

- 专有无传感器无窗口 180°正弦控制机制
- 输入电压范围: 2.1V 至 5.5V
- 500mA 输出电流
- 休眠模式下的静态电流低至 15µA (典型值)
- 驱动器高侧和低侧 (H+L) 总导通电阻 (Rdson) 少于
- 电流限制和短路电流保护
- 锁定检测
- 电压浪涌保护 (AVS)
- 欠压闭锁 (UVLO)
- 热关断

应用范围

- 笔记本 CPU 风扇
- 游戏站 CPU 风扇
- ASIC 冷却风扇

3 说明


DRV10963 是一款带有集成功率金属氧化物半导体场 效应管 (MOSFET) 的三相无传感器电机驱动器。该器 件专门针对高效、低噪声和低外部组件数的电机驱动应 用而 设计。专有的无传感器无窗口 180° 正弦控制机制 可提供极度安静的电机驱动性能。DRV10963 具备智 能锁定检测功能,与其他内部保护电路搭配使用以确保 器件安全运行。DRV10963 采用带有外露散热焊盘的 高效散热型 10 引脚超小外形尺寸无引线 (USON) 封 装。

器件信息

器件型号	封装	封装尺寸 (标称值)
DRV10963	USON (10)	3.00mm x 3.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

简化电路原理图





_	\rightarrow
ш	
ш	N

1	特性1	7.3 Feature Descrip	otion	8
2	应用范围 1	7.4 Device Function	nal Modes	17
3		8 Application and Ir	mplementation	19
4	修订历史记录	8.1 Application Info	rmation	19
5	Pin Configuration and Functions	8.2 Typical Applica	tion	19
6	Specifications	9 Power Supply Re	commendations	22
•	6.1 Absolute Maximum Ratings	10 Layout		22
	6.2 ESD Ratings	10.1 Layout Guidel	ines	22
	6.3 Recommended Operating Conditions		ole	
	6.4 Thermal Information	11 器件和文档支持		23
	6.5 Electrical Characteristics5	11.1 社区资源		23
	6.6 Typical Characteristics			
7	Detailed Description 7	11.3 静电放电警告.		23
	7.1 Overview	11.4 Glossary		23
	7.2 Functional Block Diagram	12 机械、封装和可订	购信息	23
	5			

4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

Changes from Original (March 2013) to Revision A

Page



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION	
NUMBER	NAME	1/0	DESCRIPTION	
1	FG	Output	Motor speed indicator output (open drain)	
2	FGS	Input	Motor speed indicator selector. The state of this pin is latched on power up and can not be changed dynamically.	
3	VCC	Power	Input voltage for motor and chip supply	
4	W	Ю	Motor Phase W	
5	GND	Ground	Ground	
6	V	Ю	Motor Phase V	
7	U	Ю	Motor Phase U	
8	FR	Input	Motor direction selector. This pin can be dynamically changed after power up.	
9	GND	Ground	Ground	
10	PWM	Input	Motor speed control input.	
_	Thermal Pad	_	Connect to Ground for maximum thermal efficiency. Thermal pad is on the bottom of the package	



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT
	VCC Pin supply voltage	-0.3	6	V
	Motor phase pins (U, V, W)	-1	7.7	V
	Direction, speed indicator input, and speed input (FR, FGS, PWM)	-0.3	6	V
	Speed output (FG)	-0.3	7.7	V
TJ	Junction temperature	-40	150	°C
T _{SDR}	Maximum lead soldering temperature, 10 seconds		260	°C
T _{stg}	Storage temperature	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	
$V_{(ESD)}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MII	N MAX	UNIT
VCC	VCC Pin supply voltage	2.	1 5.5	V
U, V, W	Motor phase pins	-0.	1 7	V
FR, FGS, PWM	Direction, speed indicator input, and speed input	-0.	1 5.5	V
FG	Speed output	-0.	1 7.5	V
TJ	Junction temperature	-4	0 125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DSN (USON)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.9	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	46.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	15.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	16	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	2.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

(VCC = 5 V, $T_A = 25$ °C unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CURI	RENT					
I _{VCC}	Operating current	PWM = V _{CC} , no motor connected		5.5		mA
I _{VCC_SLEEP}	Sleep current	PWM = 0 V		15	20	μΑ
UVLO						
V _{UVLO_H}	Undervoltage threshold high			2	2.1	V
V _{UVLO_L}	Undervoltage threshold low		1.7	1.8		V
V _{UVLO_HYS}	Undervoltage threshold hysteresis		100	200	300	mV
INTEGRATED	MOSFET					
R _{DSON}	Series resistance (H+L)	V _{CC} = 5 V; I _{OUT} = 0.5 A		1	1.5	Ω
PWM						
V _{IH_PWM}	Input high threshold		2.3			V
V _{IL_PWM}	Input low threshold				0.8	V
F _{PWM}	PWM input frequency	Duty cycle >0% and <100%	15		100	kHz
Б	DIA/AA min mullum manintan	Active Mode		50		kΩ
R _{PU_PWM_VCC}	PWM pin pullup resistor	Standby Mode		2		ΜΩ
T _{SLEEP}	Sleep entry time	PWM = 0 V		500		μs
FG		,	·		,	
I _{OL_FG}	FG sink current	V _{FG} = 0.3 V	5			mA
I _{SC_FG}	FG short circuit current	V _{FG} = 5 V		13	25	mA
FGS and FR						
V _{IH_FGS}	Input high threshold		2.3			V
V_{IL_FGS}	Input low threshold				8.0	V
V _{IH_FR}	Input high threshold		2.3			V
V _{IL_FR}	Input low threshold				0.8	V
D	CCC nin nullun register	Active Mode		50		kΩ
R _{PU_FGS_VCC}	FGS pin pullup resistor	Standby Mode		2		ΜΩ
R _{PU_FR_VCC}	FR pin pullup resistor			500		kΩ
LOCK PROTE	CTION					
T _{ON_LOCK}	Lock detect time			0.3		s
T _{OFF_LOCK}	Lock release time			5		s
CURRENT LIN	NIT					
I _{LIMIT}	Soft current limit value			500		mA
SHORT CIRCU	JIT CURRENT PROTECTION [ILIMIT [2:0	0] = 4				
I _{SHT}	Short circuit current protection			1.8		Α
THERMAL SH	UTDOWN					
T _{SD}	Thermal shutdown temperature			160		°C
T _{SD_HYS}	Thermal shutdown hysteresis			10		°C

6.6 Typical Characteristics




Figure 1. R_{DS(ON)} vs Power Supply at 25°C



7 Detailed Description

7.1 Overview


The DRV10963 device is a three phase sensor-less motor driver with integrated power MOSFETs. It is specifically designed for high efficiency, low noise and low external component count motor drive applications. The proprietary sensor-less window-less 180° sinusoidal control scheme provides ultra-quiet motor operation by keeping electrically induced torque ripple small.

Upon start-up, the DRV10963 device will spin the motor in the direction indicated by the FR input pin. The DRV10963 device will operate a three phase BLDC motor using a sinusoidal control scheme. The magnitude of the applied sinusoidal phase voltages is determined by the duty cycle of the PWM pin. As the motor spins, the DRV10963 device provides the speed information at the FG pin.

The DRV10963 device contains an intelligent lock detect function. In the case where the motor is stalled by an external force, the system will detect the lock condition and will take steps to protect itself as well as the motor. The operation of the lock detect circuit is described in detail in *Lock Detection*.

The DRV10963 device also contains several internal protection circuits such as overcurrent protection, overvoltage protection, undervoltage protection, and overtemperature protection.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Speed Input and Control

The DRV10963 provides 3-phase 25-kHz PWM outputs which have an average value of sinusoidal waveforms from phase to phase. When any phase is measured with reference to ground, the waveform observed will be a PWM encoded sinusoid coupled with 3rd order harmonics as shown in Figure 2. This encoding scheme simplifies the driver requirements because there will always be one phase output that is equal to zero.




Figure 2. Sinusoidal Phase Encoding Used in DRV10963

The output amplitude is determined by the supply voltage (VCC) and the commanded PWM duty cycle (PWM) as described in Equation 1 and illustrated in Figure 3. The maximum amplitude is applied when the commanded PWM duty cycle is 100%.




Figure 3. Output Voltage Amplitude Adjustment

The motor speed is controlled indirectly by using the PWM command to control the amplitude of the phase voltages which are applied to the motor.

The duty cycle of PWM input is converted into a 9 bit digital number (from 0 to 511). The control resolution is $1/512 \approx 0.2\%$. The duty cycle analyzer implements a first order transfer function between the input duty cycle and the 9 bits digital number. This is illustrated in Figure 4, where $\tau=80$ ms.



Feature Description (continued)



Figure 4. PWM Command Input Controls the Output Peak Amplitude



Figure 5. Example of PWM Command Input Controlling the Output

The transfer function between the PWM commanded duty cycle and the output peak amplitude is adjustable in the DRV10963 device. The output peak amplitude is described by Equation 1 when PWMcommand > minimum operation duty cycle. The minimum operation duty cycle can be set to either 13%, 10%, 5% or no limit by OTP setting (MINOP_DC[1:0]). Table 1 shows the optional settings for the minimum operation duty cycle. When the PWM commanded duty cycle is lower than minimum operation duty cycle and higher than 1.5%, the output will be controlled at the minimum operation duty cycle. When the input duty cycle is lower than 1.5%, the DRV10963 device will not drive the output, and enters the standby mode. This is illustrated in Figure 6.

Table 1. Minimum Operation Duty Cycle

MINOP_DC[1:0]	MINIMUM OPERATION DUTY CYCLE
0	0 (no limit)
1	5%
2	10%
3	13%




Figure 6. Speed Control Transfer Function

7.3.2 Spin up Settings

DRV10963 starts the motor using a procedure which is illustrated in Figure 7.

The motor start profile includes device configurable options for open loop to close loop transition threshold (H_{Offth}) , align time (T_{Align}) , and accelerate rate (R_{Acc}) .



To align the rotor to the commutation logic the DRV10963 applies an x% duty cycle on phases V and W while holding phase U at GND. This condition is maintained for TAlign seconds. The x% value is determined by the VCC voltage (as shown in Table 2) to maintain sufficient driving torque over a wide range of supply voltages.




Figure 7. DRV10963 Initialization and Motor Start-up Sequence

VCC VOLTAGE	DUTY CYCLE DURING ALIGN AND OPEN LOOP (X)%
5.25 to approximately 6 V	43%
4.5 to approximately 5.25 V	50%
3.75 to approximately 4.5 V	60%
3 to approximately 3.75 V	75%
<3	100%

Table 2. Align and Open Loop Duty Cycle

When the align phase completes, the motor is accelerated by applying sinusoidal phase voltages with peak magnitudes as illustrated in Table 2 and stepping through the commutation sequence at an increasing rate described by R_{Acc} until the rate of commutation reaches H_{Offth} Hz. When this threshold is reached, the DRV10963 switches to closed loop mode where the commutation drive sequence is determined by the internal control algorithm and the applied voltage is determined by the PWM commanded duty cycle input. The open loop to close loop transition threshold (H_{Offth}), align time (T_{Align}), and the accelerate rate (R_{Acc}) are device configurable through OTP settings ($HO_{TH}[3:0]$, TARA_TH[3:0]).




Figure 8. DRV10963 Start-up Profile

The selection of handoff threshold (H_{Offth}) can be determined by experimental testing. The goal is to choose a handoff threshold that is as low as possible and allows the motor to smoothly and reliably transition between the open loop acceleration and the closed loop acceleration. Normally higher speed motors (maximum speed) require a higher handoff threshold because higher speed motors have lower Kt and as a result lower BEMF. Table 3 shows the configurable settings for the handoff threshold. Maximum speed in electrical Hz are shown as a guide to assist in identifying the appropriate handoff speed for a particular application.



Table 3. Motor Handoff Speed Threshold Options

MAXIMUM SPEED (Hz)	H _{Offth} (Hz)	HO_TH [3:0]
<100	12.5	1
100 to approximately 150	25	2
150 to approximately 200	37.5	3
200 to approximately 250	50	4
250 to approximately 300	62.5	5
300 to approximately 350	75	6
350 to approximately 400	87.5	7
400 to approximately 450	100	8
450 to approximately 500	112.5	9
500 to approximately 560	125	A
560 to approximately 620	137.5	В
620 to approximately 700	150	С
700 to approximately 800	162.5	D
800 to approximately 900	175	E
>900	187.5	F

The selection of align time (T_{Align}) and accelerate rate (R_{Acc}) can also be determined by experimental testing. Motors with higher inertia typically require a longer align time and slower accelerate rate while motors with low inertia typically require a shorter align time and a faster accelerate rate. System tradeoffs should be done to optimize start up reliability versus spin up time. TI recommends starting with choosing the less aggressive settings (slow R_{Acc} and large T_{Align}) to sacrifice the spin up time in favor of highest success rate. Once the system is verified to work reliably the more aggressive settings (higher R_{Acc} and smaller T_{Align}) can be used to decrease the spin up time while carefully monitoring the success rate.

Table 4 shows the configurable settings for T_{Align} and R_{Acc} .

Table 4. Motor Alignment and Accelerate Options

TAlign (ms)	RAcc (Hz/s)	TARA_TH[3:0]
40	150	1
80	140	2
120	130	3
160	120	4
200	110	5
240	100	6
280	90	7
320	80	8
360	70	9
400	60	Α
440	50	В
480	40	С
520	30	D
560	20	Е
600	10	F

7.3.3 Motor Direction Change

The DRV10963 can be easily configured to drive the motor in either direction by setting the input on the FR (Forward Reverse) pin to a logic 1 or logic 0 state. The direction of commutation as described by the commutation sequence is illustrated in Table 5.



Table 5. Motor Direction Phase Sequencing

	FR = 10	FR = 01
Motor direction	U->V->W	U->W->V

7.3.4 Motor Frequency Feedback (FG)

During operation of the DRV10963 device, the FG pin provides an indication of the speed of the motor. The output provided on this pin can be configured by use of an OTP setting (FGOPT) and by applying a logic signal to the FGS pin. The configuration of this output is defined in Table 6.

Table 6. FG Motor Status Speed Indicator Configuration

MOTOR CONDITION	(FGS = 1)	FGOPT=1,(FGS = 0)	FGOPT=0,(FGS = 0)
DRV10963xxDSNR Normal Operation	Toggles once per electrical cycle	Toggles once every 2 electrical cycles	Toggles once every 3 electrical cycles

As seen in Table 6, the FG pin can be configured to toggle either once per electrical cycle, once per 2 electrical cycles or once per every 3 electrical cycles. Using this information and the number of pole pairs in the motor, the mechanical speed of the motor can be determined.

The formula to determine the speed of the motor is:

If FGS = 0, FGOPT=1, RPM = (FREQFG
$$\times$$
 120)/ number of pole pairs (3)

or

If FGS = 0, FGOPT=0, RPM = (FREQFG
$$\times$$
 180)/ number of pole pairs (4)

The FG pin has built in short circuit protection, which limits the current in the event that the pin is shorted to VCC. The current will be limited to I_{SC} FG.

7.3.5 Lock Detection

When the motor is locked by some external condition the DRV10963 will detect the lock condition and will take action to protect the motor and the device. The lock condition must be properly detected whether it occurs as a result of a slowly increasing load or a sudden shock.

The DRV10963 reacts to lock conditions by stopping the motor drive. To stop driving the motor the phase outputs are placed into a high impedance state. To prevent the current which is flowing in the motor from being returned to the power supply (VCC) the DRV10963 uses an **ANTI VOLTAGE SURGE** feature. This feature is described in a following section. After successfully transitioning into a high impedance state as the result of a lock condition the DRV10963 will attempt to restart the motor after $T_{\text{OFF LOCK}}$ seconds.

The DRV10963 has a comprehensive lock detect function which includes 5 different lock detect schemes. Each of these schemes detects a particular condition of lock as illustrated in Figure 9.




Figure 9. Lock Detect

The behavior of each lock detect scheme is described in the following sections.



7.3.5.1 Lock1: Frequency Overflow

For most applications the maximum electrical frequency of the motor will be less than 3 kHz. If the motor is stopped then the BEMF voltage will be zero. Under this condition, when the DRV10963 device is in the closed loop mode, the sensor less control algorithm will continue to accelerate the electrical commutation rate even though the motor is not spinning. A lock condition is triggered if the electrical frequency exceeds 3 kHz.

7.3.5.2 Lock2: BEMF Abnormal

For any specific motor, the integrated value of BEMF during half of an electronic cycle will be a constant as illustrated by the shaded green area in Figure 10. This is true regardless of whether the motor runs fast or slow. The DRV10963 monitors this value and uses it as a criterion to determine if the motor is in a lock condition.

The DRV10963 uses the integrated BEMF to determine the Kt value of the motor during the initial motor start. Based on this measurement a range of acceptable Kt values is established. This range is referred to as Kt_low and Kt_high. During closed loop motor operation the Ktc value is continuously updated. If the calculated Ktc goes beyond the acceptable range a lock condition is triggered. This is illustrated in Figure 11.



Figure 10. BEMF Integration




Figure 11. Abnormal Kt Lock Detect

7.3.5.3 Lock3: Speed Abnormal

If the motor is in normal operation the motor BEMF will always be less than the voltage applied to the phase. The DRV10963 sensorless control algorithm is continuously updating the value of the motor BEMF based on the speed of the motor and the motor Kt as shown in Figure 12. If the calculated value for motor BEMF is higher than the applied voltage (U) for a certain period of time (TON_LOCK) then there is an error in the system. The calculated value for motor BEMF is wrong or the motor is out of phase with the commutation logic. When this condition is detected a lock detect is triggered.




Figure 12. BEMF Monitoring



7.3.5.4 Open Loop Stuck

This lock condition is active when the DRV10963 device is operating in the open loop mode. When the open loop commutation rate becomes higher than the open to closed loop threshold (H_{Offth} - see Figure 8) and the zero cross is not detected for the time corresponding to 2 electrical cycles then this is an indication that the motor is not moving. Under this condition the open loop stuck lock condition will be triggered.

7.3.6 Soft Current Limit

The current limit function provides active protection for preventing damage as a result of high current. The soft current limit does not use direct current measurement for protection, but rather, uses the measured motor resistance (Rm) and motor velocity constant (Kt) to limit the voltage applied to the phase (U) such that the current does not exceed the limit value (ILIMIT). This is illustrated in Figure 13 based on the calculation shown in Equation 5.

The soft limit is only active when in normal closed loop mode and does not result in a fault condition nor does it result in the motor being stopped. The soft current limit is typically useful for limiting the current that results from heavy loading during motor acceleration.




Figure 13. Current Limit

 $U_{\text{LIMIT}} = I_{\text{LIMIT}} \times R_{\text{m}} + \text{Speed} \times \text{Kt}$ (5)

I_{LIMIT} is configured by OTP setting (ILIMIT [2:0]) according to Table 7.

NOTE

The soft current limit calculation is not correct if the motor is out of phase with the commutation control logic (locked rotor). The soft current limit will not be effective under this condition.

Table 7. I_{LIMIT} Settings

I _{LIMIT} [2:0]	I _{LIMIT}
0	No current limit
1	125 mA
2	250 mA
3	375 mA
4	500 mA
5	625 mA
6	750 mA
7	875 mA

7.3.7 Short Circuit Current Protection

The short circuit current protection function shuts off drive to the motor by placing the motor phases into a high impedance state if the current in any motor phase exceeds the short circuit protection limit I_{SHT} . The DRV10963 device will go through the initialization sequence and will attempt to restart the motor after the short circuit condition is removed. This function is intended to protect the device and the motor from catastrophic failure when subjected to a short circuit condition.



7.3.8 Anti-Voltage Surge (AVS)

Under normal operation the DRV10963 acts to transfer energy from the power supply to the motor to generate torque, which results in angular rotation of the motor. Under certain conditions, however, energy which is stored in the motor in the form of inductive energy or angular momentum (mechanical energy) can be returned to the power supply. This can happen whenever the output voltage is quickly interrupted or whenever the voltage applied to the motor becomes less than the BEMF voltage generated by the motor. The energy which is returned to the supply can cause the supply voltage to increase. This condition is referred to as voltage surge.

The DRV10963 includes an anti-voltage-surge (AVS) feature which prevents energy from being transferred from the motor to the power supply. This feature helps to protect the DRV10963 as well as any other components that are connected to the power supply (VCC).

7.3.8.1 Protecting Against the Return of Mechanical Energy

Mechanical energy is typically returned to the power supply when the speed command is abruptly decreased. If the voltage applied to the phase becomes less than the BEMF voltage then the motor will work as a generator and current will flow from the motor back to VCC. This is illustrated in Figure 14. To prevent this from happening, the DRV10963 buffers the speed command value and limits the rate at which it is able to change. The AVS function acts to ensure that the effective output amplitude (U) is maintained to be larger than the BEMF voltage. This prevents current from becoming less than zero. The value of BEMF used to perform this function is calculated by the motor Kt and the motor speed.




Figure 14. Mechanical AVS

7.3.8.2 Protecting Against the Return of Inductive Energy

When the DRV10963 suddenly stops driving the motor, the current which is flowing in the motor's inductance will continue to flow. It flows through the intrinsic body diodes in the mosfets and charges VCC. An example of this behavior is illustrated by the two pictures in the top half of Figure 15. When the driver is active, the current flows from S1 to the motor and then to S6 and is returned to ground. When the driver is placed into a high impedance (tri-state) mode, the current goes flows from ground through the body diode of S2 to the motor and then through the body diode of S5 to VCC. The current will continue to flow through the motor's inductance in this direction until the inductive energy is dissipated.




Figure 15. Inductive AVS



The lower two pictures in Figure 14 illustrate how the AVS circuit in the DRV10963 device prevents this energy from being returned to the supply. When the AVS condition is detected the DRV10963 device will act to turn on the low side device designated as S6. This allows the current flowing in the motor inductance to be returned to ground instead of being directed to the VCC supply voltage.

7.3.9 Control Advance Angle

To achieve the best efficiency it is often desirable to control the drive state of the motor so that the motor's phase current is aligned with the motor's BEMF voltage.

To align the motor's phase current with the motor's BEMF voltage the inductive effect of the motor must be considered. The voltage applied to the motor should be applied in advance of the motor's BEMF voltage. This is illustrated in Figure 16. The DRV10963 provides configuration bits (CTRL_ANG[4:0]) for controlling the time (Tadv) between the driving voltage and BEMF. For motors with salient pole structures, aligning the motor BEMF voltage with the motor current may not achieve the best efficiency. In these applications the timing advance should be adjusted accordingly. This can be accomplished by operating the system at constant speed and load conditions and by adjusting the Tadv until the minimum current is achieved.




Figure 16. DRV10963 Advance Angle Control

CTRL_ANG[4:0]	Tadv
0	0
1	20 μs
2	40 µs
3	60 µs
n	n × 20 μs
6	120 µs
8	160 µs
31	620 µs

Table 8. Control Advance Angle Settings

7.3.10 Overtemperature Protection

The DRV10963 contains a thermal shut down function which disables motor operation when the device junction temperature has exceeded T_{SD} . Motor operation will resume when the junction temperature becomes lower than T_{SD} - T_{SD} HYS.

7.3.11 Undervoltage Protection

The DRV10963 contains an undervoltage lockout feature, which prevents motor operation whenever the supply voltage (VCC) becomes too low. Upon power up, the DRV10963 will operate once VCC rises above V_{UVLO_H} . The DRV10963 will continue to operate until VCC falls below V_{UVLO_I} .

7.3.12 OTP Configuration

The DRV10963 features OTP (one time programmable) bits to allow for flexible configuration of the device in order for optimization over a wide range of applications. Selection of various OTP options is described throughout this specification. The DRV10963JJ, DRV10963JM, DRV10963JU, and DRV10963JA parts listed in Table 10 are configured at the factory based on popular OTP settings for several different applications. TI provides EVM hardware along with a special GUI and a Motor System Tuning Guide which provides detailed instructions for determining the right part for your application. If your application requires settings not provided in



any of the DRV10963Jx parts then the DRV10963P part can be used. The DRV10963P part provides blank OTP settings that can be configured for optimal performance in your application. The TI provided EVM and GUI will allow you to configure the OTP settings. Consult your TI representative if your application requires settings that are not available in the DRV10963Jx configurations described and if you are unable to use the DRV10963P option. The OTP bits used to configure the various part revisions are shown for reference in Table 10.

OTP BIT NAMES DESCRIPTION REFERENCE TO Minimum MINOP_DC[1:0] operational duty Figure 6 cycle Standby Mode and Sleep SLEEP_EN Sleep mode enable Mode Start-up time and TARA_TH[3:0] Spin up Settings accelerate setting Openloop to closed HO_TH[3:0] Spin up Settings loop threshold. Current limit ILIMIT[2:0] Table 7 setting. Control advance CTRL_ANG[4:0] Table 8 angle. Motor Frequency Feedback **FGOPT** FG output option. (FG)

Table 9. OTP Configuration Bits

Table 10. The OTP Setting of the Factory Configured Parts

	MINOP_DC [1:0]	SLEEP_EN	TARA_TH [3:0]	HO_TH [3:0]	ILIMIT [2:0]	CTRL_ANG [4:0]	FGOPT
DRV10963JJ	2	1	7	8	4	6	0
DRV10963JM	2	1	Е	4	4	6	1
DRV10963JU	2	1	С	7	4	6	0
DRV10963JA	2	1	7	8	4	8	0
DRV10963P	0	0	0	0	0	0	0

7.4 Device Functional Modes

7.4.1 Standby Mode and Sleep Mode

When the PWM commanded duty cycle input is lower than 1.5%, the phase outputs will be put into a high impedance state. The device will stop driving the motor. The device logic is still active during standby mode and the DRV10963 device will consume current as specified by I_{VCC} .

When the PWM commanded duty cycle input is driven to 0% (less than VIL_PWM for at least T_{SLEEP} time), the DRV10963 device will enter a low power sleep mode. In sleep mode, most of the circuitry in the device will be disabled to minimize the system current. The current consumption in this state is specified by $I_{VCC\ SLEEP}$.

The device will remain in sleep mode until either the PWM commanded duty cycle input is driven to a logic high (higher than V_{IH_PWM}) or the PWM input pin is allowed to float. If the input is allowed to float an internal pullup resistor will raise the voltage to a logic high level.

Recovering from sleep mode is treated the same as power on condition as illustrated in Figure 7.

As part of the device initialization the motor resistance value and the motor Kt value are measured during the initial motor spin up as shown in Figure 7. Whenever the part is executing the initialization sequence it is important to note that the values determined by any previous spin up cycles no longer exist. In order for the motor resistance value and the motor Kt value to be properly initialized the system should be allowed to come to a complete stop before the next restart attempt.



Device Functional Modes (continued)

Sleep mode can be disabled by OTP setting (SLEEP_EN). In this condition, the motor resistance value and the motor Kt value are preserved and the motor can reliably spin up without coming to a complete stop. This feature is referred to as the 're-synchronize' function. If the 're-synchronize' function is required the sleep mode cannot be used.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

DRV10963 is used in sensorless 3-phase BLDC motor control. The driver provides a high performance, high reliability, flexible and simple solution for compute fan applications. The following design shows a common application of the DRV10963.

8.2 Typical Application




Figure 17. Typical Application Schematic

8.2.1 Design Requirements

Table 11 lists several key motor characteristics and recommended ranges which the DRV10963 is capable of driving. However, that does not necessarily mean motors outside these boundaries cannot be driven by DRV10963.

Recommended ranges listed in Table 11 can serve as a general guideline to quickly decide whether DRV10963 is a good fit for an application. Motor performance is not ensured for all uses.

Table 11. Key Moto	or Characteristics and F	Recommended Ranges	

	Rm (Ω)	Lm (µH)	Kt (mV/Hz)	f _{FG_max} (Hz)
Recommended Value	2.5 ~ 36	50 ~ 10000	1 ~ 100	1300



- Rm Motor phase resistance between phase to phase;
- Lm Motor phase to phase inductance between phase to phase;
- Kt Motor BEMF constant from phase to center tape;


f_{FG_max} - Maximum electrical frequency. Maximum motor speed can be calculated from:

- If FGS = 1, RPM = $(f_{FG \text{ max}} \times 60)$ / number of pole pairs
- If FGS = 0, RPM = (f_{FG_max} × 120)/ number of pole pairs


8.2.2 Detailed Design Procedure

- 1. Refer to *Design Requirements* and make sure your system meets the recommended application range.
- 2. Refer to the DRV10963 Tuning Guide and measure the motor parameters.
- 3. Refer to the DRV10963 Tuning Guide. Configure the parameters using DRV10963 GUI, and optimize the motor operation. The Tuning Guide takes the user through all the configurations step by step, including: start-up operation, closed-loop operation, current control, initial positioning, lock detection, and anti-voltage surge.
- 4. Build your hardware based on Layout Guidelines.
- 5. Connect the device into system and validate your system solution

8.2.3 Application Curves







9 Power Supply Recommendations

The DRV10963 is designed to operate from an input voltage supply, V(VCC), range from 2.1 and 5.5 V. The user must place a 2.2-µF ceramic capacitor rated for VCC as close as possible to the VCC and GND pin.

10 Layout

10.1 Layout Guidelines

The package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report, $PowerPAD^{TM}$ Thermally Enhanced Package (SLMA002), and TI application brief, $PowerPAD^{TM}$ Made Easy (SLMA004), available at www.ti.com. In general, the more copper area that can be provided, the more power can be dissipated.

10.2 Layout Example




Figure 22. DRV10963 Layout Example



11 器件和文档支持

11.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DRV10963DSNR	ACTIVE	SON	DSN	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	10963B	Samples
DRV10963JJDSNT	ACTIVE	SON	DSN	10	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	963JJ	Samples
DRV10963JUDSNR	ACTIVE	SON	DSN	10	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	963JU	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Nov-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV10963DSNR	SON	DSN	10	3000	330.0	12.4	3.3	3.3	0.8	8.0	12.0	Q2
DRV10963JJDSNT	SON	DSN	10	250	180.0	12.4	3.3	3.3	0.8	8.0	12.0	Q2
DRV10963JUDSNR	SON	DSN	10	3000	330.0	12.4	3.3	3.3	0.8	8.0	12.0	Q2

www.ti.com 4-Nov-2020



*All dimensions are nominal

7 th difficition and from that							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV10963DSNR	SON	DSN	10	3000	367.0	367.0	35.0
DRV10963JJDSNT	SON	DSN	10	250	210.0	185.0	35.0
DRV10963JUDSNR	SON	DSN	10	3000	367.0	367.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



DSN (S-PDSO-N10)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



4209076-3/D 04/11

NOTES:


A. All linear dimensions are in millimeters



Exposed Thermal Pad Dimensions

DSN (S-PUSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司