

REF19xx 低漂移、低功率、双路输出、 V_{REF} 和 $V_{REF}/2$ 电压基准

1 特性

- 两个输出， V_{REF} 和 $V_{REF}/2$ ，便于在单电源系统中使用
- 出色的温度漂移性能：
 - -40°C 至 125°C 时为 $25\text{ ppm}/^{\circ}\text{C}$ （最大值）
- 高初始精度： $\pm 0.1\%$ （最大值）
- 温度范围内的 V_{REF} 和 V_{BIAS} 跟踪：
 - -40°C 至 85°C 时为 $6\text{ ppm}/^{\circ}\text{C}$ （最大值）
 - -40°C 至 125°C 时为 $7\text{ ppm}/^{\circ}\text{C}$ （最大值）
- 微型封装：SOT23-5
- 低压降电压：10mV
- 高输出电流： $\pm 20\text{mA}$
- 低静态电流： $360\mu\text{A}$
- 线路调节： $3\text{ ppm}/\text{V}$
- 负载调节： $8\text{ ppm}/\text{mA}$

2 应用

- 数字信号处理：
 - 电源逆变器
 - 电机控制
- 电流感测
- 工业过程控制
- 医疗设备
- 数据采集系统
- 单电源系统

3 说明

仅具有正向电源电压的应用通常需要一个在模数转换器 (ADC) 输入范围中间位置的附加稳定电压来偏置输入双极信号。REF19xx 提供了一个可供 ADC 使用的基准电压 (V_{REF}) 和一个可用于偏置输入双极信号的高精度电压 (V_{BIAS})。

REF19xx 在 V_{REF} 和 V_{BIAS} 输出端具有优异的温度漂移（最大 $25\text{ ppm}/^{\circ}\text{C}$ ）特性和初始精度 (0.1%)，同时可保持静态电流低于 $430\mu\text{A}$ 。此外， V_{REF} 和 V_{BIAS} 输出端可在 -40°C 至 85°C 的温度范围内彼此跟踪，精度达 $6\text{ ppm}/^{\circ}\text{C}$ （最大值）。所有这些特性都可提高信号链的精度并节省电路板空间，相比分立式解决方案而言还能降低系统成本。仅 10mV 的超低压降允许器件在极低输入电压条件下工作，这一特性在电池供电系统中非常适用。


V_{REF} 和 V_{BIAS} 电压具有同样出色的技术规范，而且灌电流和拉电流能力同样强大。这些器件具有优异的长期稳定性和低噪声级别，是高精度工业应用的理想选择。

器件信息(1)


部件名称	封装	封装尺寸 (标称值)
REF19xx	小外形尺寸晶体管 (SOT) (5)	2.90mm x 1.60mm

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。

应用示例



V_{REF} 和 V_{BIAS} 与温度间的关系



目录

1	特性	1	9.2	Functional Block Diagram	15
2	应用	1	9.3	Feature Description	15
3	说明	1	9.4	Device Functional Modes	16
4	修订历史记录	2	10	Applications and Implementation	17
5	Device Comparison Table	3	10.1	Application Information	17
6	Pin Configuration and Functions	3	10.2	Typical Application	17
7	Specifications	4	11	Power-Supply Recommendations	22
7.1	Absolute Maximum Ratings	4	12	Layout	23
7.2	ESD Ratings	4	12.1	Layout Guidelines	23
7.3	Recommended Operating Conditions	4	12.2	Layout Example	23
7.4	Thermal Information	4	13	器件和文档支持	24
7.5	Electrical Characteristics	5	13.1	文档支持	24
7.6	Typical Characteristics	6	13.2	相关链接	24
8	Parameter Measurement Information	12	13.3	接收文档更新通知	24
8.1	Solder Heat Shift	12	13.4	社区资源	24
8.2	Thermal Hysteresis	13	13.5	商标	24
8.3	Noise Performance	14	13.6	静电放电警告	24
9	Detailed Description	15	13.7	Glossary	24
9.1	Overview	15	14	机械、封装和可订购信息	25

4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

Changes from Original (September 2014) to Revision A	Page
• Changed <i>Input</i> to <i>Output</i> in I/O column of pin 1 row in <i>Pin Functions</i> table	3
• Added <i>Storage temperature</i> parameter to <i>Absolute Maximum Ratings</i> table (moved from <i>ESD Ratings</i> table)	4
• Changed <i>ESD Ratings</i> table: changed title and updated table format	4

5 Device Comparison Table

PRODUCT	V_{REF}	V_{BIAS}
REF1925	2.5 V	1.25 V
REF1930	3.0 V	1.5 V
REF1933	3.3 V	1.65 V
REF1941	4.096 V	2.048 V

6 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1	V_{BIAS}	Output	Bias voltage output ($V_{REF} / 2$)
2	GND	—	Ground
3	EN	Input	Enable ($EN \geq V_{IN} - 0.7\text{ V}$, device enabled)
4	V_{IN}	Input	Input supply voltage
5	V_{REF}	Output	Reference voltage output (V_{REF})

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	V _{IN}	-0.3	6	V
	EN	-0.3	V _{IN} + 0.3	
Temperature	Operating	-55	150	°C
	Junction, T _J		150	
	Storage, T _{stg}	-65	170	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Supply input voltage range (I _L = 0 mA, T _A = 25°C)	V _{REF} + 0.02 ⁽¹⁾		5.5	V

(1) See [Figure 24](#) in the *Typical Characteristics* section for the minimum input voltage at different load currents and temperature.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		REF19xx	UNIT
		DDC (SOT23)	
		5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	193.6	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	40.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	34.5	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
ψ _{JB}	Junction-to-board characterization parameter	34.3	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Electrical Characteristics

At $T_A = 25^\circ\text{C}$, $I_L = 0\text{ mA}$, and $V_{IN} = 5\text{ V}$, unless otherwise noted. Both V_{REF} and V_{BIAS} have the same specifications.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ACCURACY AND DRIFT						
Output voltage accuracy			-0.1%		0.1%	
Output voltage temperature coefficient ⁽¹⁾		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		± 10	± 25	ppm/ $^\circ\text{C}$
V_{REF} and V_{BIAS} tracking over temperature ⁽²⁾		$-40^\circ\text{C} \leq T_A \leq 85^\circ\text{C}$		± 1.5	± 6	ppm/ $^\circ\text{C}$
		$-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		± 2	± 7	
LINE AND LOAD REGULATION						
$\Delta V_{O(\Delta V_I)}$	Line regulation	$V_{REF} + 0.02\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		3	35	ppm/V
$\Delta V_{O(\Delta I_L)}$	Load regulation	Sourcing $0\text{ mA} \leq I_L \leq 20\text{ mA}$, $V_{REF} + 0.6\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		8	20	ppm/mA
		Sinking $0\text{ mA} \leq I_L \leq -20\text{ mA}$, $V_{REF} + 0.02\text{ V} \leq V_{IN} \leq 5.5\text{ V}$		8	20	
POWER SUPPLY						
I_{CC}	Supply current	Active mode $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		360	430	μA
					460	
Shutdown mode $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		3.3	5			
			9			
Enable voltage		Device in shutdown mode ($EN = 0$)	0		0.7	V
		Device in active mode ($EN = 1$)	$V_{IN} - 0.7$		V_{IN}	
Dropout voltage		$I_L = 20\text{ mA}$		10	20	mV
I_{SC}	Short-circuit current			50		mA
t_{on}	Turn-on time	0.1% settling, $C_L = 1\text{ }\mu\text{F}$		500		μs
NOISE						
Low-frequency noise ⁽³⁾		$0.1\text{ Hz} \leq f \leq 10\text{ Hz}$		12		ppm _{PP}
Output voltage noise density		$f = 100\text{ Hz}$		0.25		ppm/ $\sqrt{\text{Hz}}$
CAPACITIVE LOAD						
Stable output capacitor range			0		10	μF
HYSTERESIS AND LONG-TERM STABILITY						
Long-term stability		0 to 1000 hours		60		ppm
Output voltage hysteresis ⁽⁴⁾		25°C , -40°C , 125°C , 25°C	Cycle 1	60		ppm
			Cycle 2	35		

(1) Temperature drift is specified according to the box method. See the [Feature Description](#) section for more details.







(2) The V_{REF} and V_{BIAS} tracking over temperature specification is explained in more detail in the [Feature Description](#) section.

(3) The peak-to-peak noise measurement procedure is explained in more detail in the [Noise Performance](#) section.

(4) The thermal hysteresis measurement procedure is explained in more detail in the [Thermal Hysteresis](#) section.

7.6 Typical Characteristics

At $T_A = 25^\circ\text{C}$, $I_L = 0\text{ mA}$, $V_{IN} = 5\text{-V}$ power supply, $C_L = 0\text{ }\mu\text{F}$, and 2.5-V output, unless otherwise noted.



Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $I_L = 0\text{ mA}$, $V_{IN} = 5\text{-V}$ power supply, $C_L = 0\text{ }\mu\text{F}$, and 2.5-V output, unless otherwise noted.




Figure 7. $V_{REF} - 2 \times V_{BIAS}$ Tracking vs Temperature




Figure 8. Output Voltage Change vs Load Current (V_{REF})




Figure 9. Output Voltage Change vs Load Current (V_{BIAS})




Figure 10. Load Regulation Sourcing vs Temperature (V_{REF})




Figure 11. Load Regulation Sourcing vs Temperature (V_{BIAS})




Figure 12. Load Regulation Sinking vs Temperature (V_{REF})

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $I_L = 0\text{ mA}$, $V_{IN} = 5\text{-V}$ power supply, $C_L = 0\text{ }\mu\text{F}$, and 2.5-V output, unless otherwise noted.




Figure 13. Load Regulation Sinking vs Temperature (V_{BIAS})




Figure 14. Line Regulation vs Temperature (V_{REF})




Figure 15. Line Regulation vs Temperature (V_{BIAS})




Figure 16. Power-Supply Rejection Ratio vs Frequency




Figure 17. Power-Supply Rejection Ratio vs Frequency





Figure 18. Line Transient Response


Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $I_L = 0\text{ mA}$, $V_{IN} = 5\text{-V}$ power supply, $C_L = 0\text{ }\mu\text{F}$, and 2.5-V output, unless otherwise noted.




$C_L = 10\text{ }\mu\text{F}$

Figure 19. Line Transient Response




$C_L = 1\text{ }\mu\text{F}$ $I_L = \pm 1\text{-mA}$ step

Figure 20. Load Transient Response




$C_L = 10\text{ }\mu\text{F}$ $I_L = \pm 1\text{-mA}$ step

Figure 21. Load Transient Response



$C_L = 1\text{ }\mu\text{F}$ $I_L = \pm 20\text{-mA}$ step

Figure 22. Load Transient Response



$C_L = 10\text{ }\mu\text{F}$ $I_L = \pm 20\text{-mA}$ step

Figure 23. Load Transient Response





Figure 24. Minimum Dropout Voltage vs Load Current


Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $I_L = 0\text{ mA}$, $V_{IN} = 5\text{-V}$ power supply, $C_L = 0\text{ }\mu\text{F}$, and 2.5-V output, unless otherwise noted.



$C_L = 1\text{ }\mu\text{F}$

Figure 25. Turn-On Settling Time



$C_L = 10\text{ }\mu\text{F}$

Figure 26. Turn-On Settling Time




Figure 27. Quiescent Current vs Temperature






Figure 28. Quiescent Current vs Input Voltage



V_{REF} output

Figure 29. 0.1-Hz to 10-Hz Noise (V_{REF})



V_{BIAS} output

Figure 30. 0.1-Hz to 10-Hz Noise (V_{BIAS})

Typical Characteristics (continued)

At $T_A = 25^\circ\text{C}$, $I_L = 0\text{ mA}$, $V_{IN} = 5\text{-V}$ power supply, $C_L = 0\ \mu\text{F}$, and 2.5-V output, unless otherwise noted.




Figure 31. Output Voltage Noise Spectrum




Figure 32. Output Impedance vs Frequency (V_{REF})




Figure 33. Output Impedance vs Frequency (V_{BIAS})




Figure 34. Thermal Hysteresis Distribution (V_{REF})




Figure 35. Thermal Hysteresis Distribution (V_{BIAS})

8 Parameter Measurement Information

8.1 Solder Heat Shift

The materials used in the manufacture of the REF19xx have differing coefficients of thermal expansion, resulting in stress on the device die when the device is heated. Mechanical and thermal stress on the device die can cause the output voltages to shift, degrading the initial accuracy specifications of the product. Reflow soldering is a common cause of this error.

In order to illustrate this effect, a total of 92 devices were soldered on four printed circuit boards [23 devices on each printed circuit board (PCB)] using lead-free solder paste and the paste manufacturer suggested reflow profile. The reflow profile is as shown in Figure 36. The PCB is comprised of FR4 material. The board thickness is 1.57 mm and the area is 171.54 mm × 165.1 mm.




Figure 36. Reflow Profile

The reference and bias output voltages are measured before and after the reflow process; the typical shift is displayed in Figure 37 and Figure 38. Although all tested units exhibit very low shifts (< 0.01%), higher shifts are also possible depending on the size, thickness, and material of the PCB. An important note is that the histograms display the typical shift for exposure to a single reflow profile. Exposure to multiple reflows, which is common on PCBs with surface-mount components on both sides, causes additional shifts in the output bias voltage. If the PCB is exposed to multiple reflows, solder the device in the second pass to minimize device exposure to thermal stress.




Figure 37. Solder Heat Shift Distribution, V_{REF} (%)




Figure 38. Solder Heat Shift Distribution, V_{BIAS} (%)

8.2 Thermal Hysteresis


Thermal hysteresis is measured with the REF19xx soldered to a PCB, similar to a real-world application. Thermal hysteresis for the device is defined as the change in output voltage after operating the device at 25°C, cycling the device through the specified temperature range, and returning to 25°C. Hysteresis can be expressed by Equation 1:

$$V_{\text{HYST}} = \left(\frac{|V_{\text{PRE}} - V_{\text{POST}}|}{V_{\text{NOM}}} \right) \cdot 10^6 \text{ (ppm)}$$

where

- V_{HYST} = thermal hysteresis (in units of ppm),
 - V_{NOM} = the specified output voltage,
 - V_{PRE} = output voltage measured at 25°C pre-temperature cycling, and
 - V_{POST} = output voltage measured after the device has cycled from 25°C through the specified temperature range of –40°C to 125°C and returns to 25°C.
- (1)

Typical thermal hysteresis distribution is as shown in Figure 39 and Figure 40.



8.3 Noise Performance

Typical 0.1-Hz to 10-Hz voltage noise is shown in [Figure 41](#) and [Figure 42](#). Device noise increases with output voltage and operating temperature. Additional filtering can be used to improve output noise levels, although care must be taken to ensure the output impedance does not degrade ac performance. Peak-to-peak noise measurement setup is shown in [Figure 43](#).





Figure 43. 0.1-Hz to 10-Hz Noise Measurement Setup


9 Detailed Description

9.1 Overview

The REF19xx is a family of dual-output, V_{REF} and V_{BIAS} ($V_{REF} / 2$) band-gap voltage references. The [Functional Block Diagram](#) section provides a block diagram of the basic band-gap topology and the two buffers used to derive the V_{REF} and V_{BIAS} outputs. Transistors Q_1 and Q_2 are biased such that the current density of Q_1 is greater than that of Q_2 . The difference of the two base emitter voltages ($V_{BE1} - V_{BE2}$) has a positive temperature coefficient and is forced across resistor R_5 . The voltage is amplified and added to the base emitter voltage of Q_2 , which has a negative temperature coefficient. The resulting band-gap output voltage is almost independent of temperature. Two independent buffers are used to generate V_{REF} and V_{BIAS} from the band-gap voltage. The resistors R_1 , R_2 and R_3 , R_4 are sized such that $V_{BIAS} = V_{REF} / 2$.

e-Trim™ is a method of package-level trim for the initial accuracy and temperature coefficient of V_{REF} and V_{BIAS} , implemented during the final steps of manufacturing after the plastic molding process. This method minimizes the influence of inherent transistor mismatch, as well as errors induced during package molding. e-Trim is implemented in the REF19xx to minimize the temperature drift and maximize the initial accuracy of both the V_{REF} and V_{BIAS} outputs.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 V_{REF} and V_{BIAS} Tracking

Most single-supply systems require an additional stable voltage in the middle of the analog-to-digital converter (ADC) input range to bias input bipolar signals. The V_{REF} and V_{BIAS} outputs of the REF19xx are generated from the same band-gap voltage as shown in the [Functional Block Diagram](#) section. Hence, both outputs track each other over the full temperature range of -40°C to 125°C with an accuracy of 7 ppm/ $^{\circ}\text{C}$ (max). The tracking accuracy increases to 6 ppm/ $^{\circ}\text{C}$ (max) when the temperature range is limited to -40°C to 85°C . The tracking error is calculated using the box method, as described by [Equation 2](#):

$$\text{Tracking Error} = \left(\frac{V_{\text{DIFF(MAX)}} - V_{\text{DIFF(MIN)}}}{V_{\text{REF}} \cdot \text{Temperature Range}} \right) \cdot 10^6 \quad (\text{ppm})$$

where

$$\bullet \quad V_{\text{DIFF}} = V_{\text{REF}} - 2 \cdot V_{\text{BIAS}} \quad (2)$$

Feature Description (continued)

The tracking accuracy is as shown in [Figure 44](#).




Figure 44. V_{REF} and V_{BIAS} Tracking vs Temperature

9.3.2 Low Temperature Drift

The REF19xx is designed for minimal drift error, which is defined as the change in output voltage over temperature. The drift is calculated using the box method, as described by [Equation 3](#):

$$\text{Drift} = \left(\frac{V_{\text{REF(MAX)}} - V_{\text{REF(MIN)}}}{V_{\text{REF}} \cdot \text{Temperature Range}} \right) \cdot 10^6 \quad (\text{ppm}) \quad (3)$$

9.3.3 Load Current

The REF19xx family is specified to deliver a current load of ± 20 mA per output. Both the V_{REF} and V_{BIAS} outputs of the device are protected from short circuits by limiting the output short-circuit current to 50 mA. The device temperature increases according to [Equation 4](#):

$$T_J = T_A + P_D \cdot R_{\theta JA}$$

where

- T_J = junction temperature (°C),
 - T_A = ambient temperature (°C),
 - P_D = power dissipated (W), and
 - R_{θJA} = junction-to-ambient thermal resistance (°C/W).
- (4)

The REF19xx maximum junction temperature must not exceed the absolute maximum rating of 150°C.

9.4 Device Functional Modes

When the EN pin of the REF19xx is pulled high, the device is in active mode. The device must be in active mode for normal operation. The REF19xx can be placed in a low-power mode by pulling the ENABLE pin low. When in shutdown mode, the output of the device becomes high impedance and the quiescent current of the device reduces to 5 μA in shutdown mode. See the [Electrical Characteristics](#) for logic high and logic low voltage levels.

10 Applications and Implementation

NOTE

Information in the following applications and implementation sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The low-drift, bidirectional, single-supply, low-side, current-sensing solution described in this section can accurately detect load currents from -2.5 A to 2.5 A . The linear range of the output is from 250 mV to 2.75 V . Positive current is represented by output voltages from 1.5 V to 2.75 V , whereas negative current is represented by output voltages from 250 mV to 1.5 V . The difference amplifier is the [INA213](#) current-shunt monitor, whose supply and reference voltages are supplied by the low-drift REF1930.

10.2 Typical Application




Figure 45. Low-Side, Current-Sensing Application

Typical Application (continued)

10.2.1 Design Requirements

The design requirements are as follows:

1. Supply voltage: 5.0 V
2. Load current: ± 2.5 A
3. Output: 250 mV to 2.75 V
4. Maximum shunt voltage: ± 25 mV

10.2.2 Detailed Design Procedure

Low-side current sensing is desirable because the common-mode voltage is near ground. Therefore, the current-sensing solution is independent of the bus voltage, V_{BUS} . When sensing bidirectional currents, use a differential amplifier with a reference pin. This procedure allows for the differentiation between positive and negative currents by biasing the output stage such that it can respond to negative input voltages. There are a variety of methods for supplying power ($V+$) and the reference voltage (V_{REF} , or V_{BIAS}) to the differential amplifier. For a low-drift solution, use a monolithic reference that supplies both power and the reference voltage. [Figure 46](#) shows the general circuit topology for a low-drift, low-side, bidirectional, current-sensing solution. This topology is particularly useful when interfacing with an ADC; see [Figure 45](#). Not only do V_{REF} and V_{BIAS} track over temperature, but their matching is much better than alternate topologies. For a more detailed version of the design procedure, refer to [TIDU357](#).




Figure 46. Low-Drift, Low-side, Bidirectional, Current-Sensing Circuit Topology

The transfer function for the circuit given in [Figure 46](#) is as shown in [Equation 5](#):

$$\begin{aligned}
 V_{OUT} &= G \cdot (\pm V_{SHUNT}) + V_{BIAS} \\
 &= G \cdot (\pm I_{LOAD} \cdot R_{SHUNT}) + V_{BIAS}
 \end{aligned}
 \tag{5}$$

Typical Application (continued)

10.2.2.1 Shunt Resistor

As illustrated in [Figure 46](#), the value of V_{SHUNT} is the ground potential for the system load. If the value of V_{SHUNT} is too large, issues may arise when interfacing with systems whose ground potential is actually 0 V. Also, a value of V_{SHUNT} that is too negative may violate the input common-mode voltage of the differential amplifier in addition to potential interfacing issues. Therefore, limiting the voltage across the shunt resistor is important. [Equation 6](#) can be used to calculate the maximum value of R_{SHUNT} .

$$R_{SHUNT(max)} = \frac{V_{SHUNT(max)}}{I_{LOAD(max)}} \quad (6)$$

Given that the maximum shunt voltage is ± 25 mV and the load current range is ± 2.5 A, the maximum shunt resistance is calculated as shown in [Equation 7](#).

$$R_{SHUNT(max)} = \frac{V_{SHUNT(max)}}{I_{LOAD(max)}} = \frac{25mV}{2.5A} = 10m\Omega \quad (7)$$

To minimize errors over temperature, select a low-drift shunt resistor. To minimize offset error, select a shunt resistor with the lowest tolerance. For this design, the Y14870R01000B9W resistor is used.

10.2.2.2 Differential Amplifier

The differential amplifier used for this design must have the following features:

1. Single supply (3 V),
2. Reference voltage input,
3. Low initial input offset voltage (V_{OS}),
4. Low-drift,
5. Fixed gain, and
6. Low-side sensing (input common-mode range below ground).

For this design, a current-shunt monitor (INA213) is used. The INA21x family topology is shown in [Figure 47](#). The INA213B specifications can be found in the [INA213 product data sheet](#).




Figure 47. INA21x Current-Shunt Monitor Topology

The INA213B is an excellent choice for this application because all the required features are included. In general, instrumentation amplifiers (INAs) do not have the input common-mode swing to ground that is essential for this application. In addition, INAs require external resistors to set their gain, which is not desirable for low-drift applications. Difference amplifiers typically have larger input bias currents, which reduce solution accuracy at small load currents. Difference amplifiers typically have a gain of 1 V/V. When the gain is adjustable, these amplifiers use external resistors that are not conducive to low-drift applications.

Typical Application (continued)

10.2.2.3 Voltage Reference

The voltage reference for this application must have the following features:

1. Dual output (3.0 V and 1.5 V),
2. Low drift, and
3. Low tracking errors between the two outputs.

For this design, the REF1930 is used. The REF19xx topology is as shown in the [Functional Block Diagram](#) section.

The REF1930 is an excellent choice for this application because of its dual output. The temperature drift of 25 ppm/°C and initial accuracy of 0.1% make the errors resulting from the voltage reference minimal in this application. In addition, there is minimal mismatch between the two outputs and both outputs track very well across temperature, as shown in [Figure 48](#) and [Figure 49](#).




Figure 48. V_{REF} - 2 × V_{BIAS} Distribution (At T_A = 25°C)




Figure 49. Distribution of V_{REF} - 2 × V_{BIAS} Drift Tracking Over Temperature

10.2.2.4 Results


[Table 1](#) summarizes the measured results.

Table 1. Measured Results

ERROR	UNCALIBRATED (%)	CALIBRATED (%)
Error across the full load current range (25°C)	±0.0355	±0.004
Error across the full load current range (-40°C to 125°C)	±0.0522	±0.0606

10.2.3 Application Curves

Performing a two-point calibration at 25°C removes the errors associated with offset voltage, gain error, and so forth. [Figure 50](#) to [Figure 52](#) show the measured error at different conditions. For a more detailed description on measurement procedure, calibration, and calculations, please refer to [TIDU357](#).



11 Power-Supply Recommendations

The REF19xx family of references feature an extremely low-dropout voltage. These references can be operated with a supply of only 20 mV above the output voltage. For loaded reference conditions, a typical dropout voltage versus load is shown in [Figure 53](#). A supply bypass capacitor ranging between 0.1 μF to 10 μF is recommended.




Figure 53. Dropout Voltage vs Load Current

12 Layout

12.1 Layout Guidelines

Figure 54 shows an example of a PCB layout for a data acquisition system using the REF1930. Some key considerations are:

- Connect low-ESR, 0.1- μ F ceramic bypass capacitors at V_{IN} , V_{REF} , and V_{BIAS} of the REF1930.
- Decouple other active devices in the system per the device specifications.
- Using a solid ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup.
- Place the external components as close to the device as possible. This configuration prevents parasitic errors (such as the Seebeck effect) from occurring.
- Minimize trace length between the reference and bias connections to the INA and ADC to reduce noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible and only make perpendicular crossings when absolutely necessary.

12.2 Layout Example




Figure 54. Layout Example

13 器件和文档支持

13.1 文档支持

13.1.1 相关文档

相关文档请参见以下部分：

- 《[INA21x 电压输出、低侧或高侧测量、双向、零漂移系列分流监控器](#)》（文献编号：SBOS437）
- 《[低漂移双向单电源低侧电流感测参考设计](#)》（文献编号：TIDU357）

13.2 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，以及样片或购买的快速访问。

表 2. 相关链接

部件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
REF1925	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
REF1930	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
REF1933	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
REF1941	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

13.3 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

13.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 商标

E2E is a trademark of Texas Instruments.

e-Trim is a trademark of Texas Instruments, Inc.

All other trademarks are the property of their respective owners.

13.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

13.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改，并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息，并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (<http://www.ti.com/sc/docs/stdterms.htm>) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时，不得变更该等信息，且必须随附所有相关保证、条件、限制和通知，否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时，如果存在对产品或服务参数的虚假陈述，则会失去相关 TI 产品或服务的明示或暗示保证，且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员（总称“设计人员”）理解并同意，设计人员在设计应用时应自行实施独立的分析、评价和判断，且应全权负责并确保应用的安全性，及设计人员的应用（包括应用中使用的 TI 产品）应符合所有适用的法律法规及其他相关要求。设计人员就自己设计的应用声明，其具备制订和实施下列保障措施所需的一切必要专业知识，能够 (1) 预见故障的危险后果，(2) 监视故障及其后果，以及 (3) 降低可能导致危险的故障几率并采取适当措施。设计人员同意，在使用或分发包含 TI 产品的任何应用前，将彻底测试该等应用和该等应用中所用 TI 产品的功能。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息，包括但不限于与评估模块有关的参考设计和材料（总称“TI 资源”），旨在帮助设计人员开发整合了 TI 产品的应用，如果设计人员（个人，或如果是代表公司，则为设计人员的公司）以任何方式下载、访问或使用任何特定的 TI 资源，即表示其同意仅为该等目标，按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源，并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明；也未导致 TI 承担任何额外的义务或责任。TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外，TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的应用时，才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或其他法律授予您任何 TI 知识产权的任何其他明示或默示的许可，也未授予您 TI 或第三方的任何技术或知识产权的许可，该等产权包括但不限于任何专利权、版权、屏蔽作品权或使用 TI 产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权的许可。

TI 资源系“按原样”提供。TI 兹免除对资源及其使用作出所有其他明确或默示的保证或陈述，包括但不限于对准确性或完整性、产权保证、无屡发故障保证，以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索，包括但不限于因组合产品所致或与之有关的申索，也不为或对设计人员进行辩护或赔偿，即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿，不管 TI 是否获悉可能会产生上述损害赔偿，TI 概不负责。

除 TI 已明确指出特定产品已达到特定行业标准（例如 ISO/TS 16949 和 ISO 26262）的要求外，TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准，则该等产品旨在帮助客户设计和创作自己的符合相关功能安全标准和要求的的应用。在应用内使用产品的行为本身不会配有任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和标准。设计人员不可将任何 TI 产品用于关乎性命的医疗设备，除非已由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗设备是指出现故障会导致严重身体伤害或死亡的医疗设备（例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入设备）。此类设备包括但不限于，美国食品药品监督管理局认定为 III 类设备的设备，以及在美国以外的其他国家或地区认定为同等类别设备的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格（例如 Q100、军用级或增强型产品）。设计人员同意，其具备一切必要专业知识，可以为自己的应用选择适合的产品，并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。

设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2017 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
REF1925AIDDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAGM	Samples
REF1925AIDDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAGM	Samples
REF1930AIDDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAHM	Samples
REF1930AIDDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAHM	Samples
REF1933AIDDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAIM	Samples
REF1933AIDDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAIM	Samples
REF1941AIDDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAJM	Samples
REF1941AIDDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	GAJM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
REF1925AIDDCR	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF1925AIDDCT	SOT-23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF1930AIDDCR	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF1930AIDDCT	SOT-23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF1933AIDDCR	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF1933AIDDCT	SOT-23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF1941AIDDCR	SOT-23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
REF1941AIDDCT	SOT-23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
REF1925AIDDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
REF1925AIDDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
REF1930AIDDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
REF1930AIDDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
REF1933AIDDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
REF1933AIDDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
REF1941AIDDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
REF1941AIDDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0

DDC (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion.
 - Falls within JEDEC MO-193 variation AB (5 pin).

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司