











TPS65262-1

ZHCSCZ1A - JUNE 2014-REVISED OCTOBER 2014

# TPS65262-1 具有双路可调 350mA/150mA 低压降稳压器 (LDO) 的 4.5V 至 18V 输入电压, 3A/1A/1A 输出电流三路同步降压转换器

### 特性

- 工作输入电压范围: 4.5V 至 18V
- 反馈基准电压: 0.6V ± 1%
- 最大持续输出电流: 3A/1A/1A
- 600kHz 固定开关频率
- 集成双路 LDO:
  - 输入电压范围: 1.3V 至 5.5V
  - 持续输出电流: 350mA/150mA
- Buck1 可编程软启动时间
- Buck2 和 Buck3 的软启动时间固定为 1ms
- 针对 Buck2 和 Buck3 的内部环路补偿
- 针对每个降压的专用使能引脚
- 自动加电和断电序列
- 轻载条件下的脉冲跳跃模式 (PSM)
- 输出电压电源正常指示器
- 热过载保护

### 2 应用

- 数字电视 (DTV)
- 机顶盒
- 家庭网关和接入点网络
- 无线路由器
- 安全监控
- 销售点 (POS) 机器

### 3 说明

TPS65262-1 是一款具有 3A/1A/1A 输出电流的单片三 路同步步降(降压)转换器。 4.5V 至 18V 的宽输入 电源电压范围包括大多数运行自 5V、9V、12V 或 15V 电源总线的中间总线电压。 这个具有恒定频率峰值电 流模式控制的转换器被设计用来简化它的应用, 与此同 时,能够使设计人员根据目标应用来优化系统。 此器 件运行在 600kHz 的固定开关频率上。 为了减少外部 组件数量,已经集成针对 buck2 和 buck3 的环路补 偿。 buck1 和 buck 2, buck3 之间的 180° 异相运 行(buck2 和 buck3 同相运行)可最大限度降低对输 入滤波器的要求。 轻载条件下, 该器件自动在脉冲跳 跃模式 (PSM) 下运行,从而通过减少开关损耗来提供 高效率。

TPS65262-1 内置两个低压降线性稳压器 (LDO),它们 的输入电压范围为 1.3V 至 5.5V, 持续输出电流为 350/150mA, 具有独立使能和可调输出电压特性。

TPS65262-1 特有自动电源序列,可将 MODE 引脚驱 动为高电平,并配置 EN1、EN2 和 EN3 引脚。


该器件具有讨压保护、讨流保护、短路保护和讨热保护 功能。 电源正常引脚在任何降压输出电压降至稳压范 围之外时被置为有效。

### 器件信息(1)


部件号	封装	封装尺寸 (标称值)
TPS65262-1	VQFN (32)	5.00mm x 5.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

## 典型应用



效率与输出负载之间的关系





2 应用 3 说明 4 典型应 5 修订历 6 Device 7 Pin Co 8 Specif 8.1 Al 8.2 H	用 史记录 e Comparison Table onfiguration and Functions fications	1 1 1 2 3 4	10	9.1 Overview	
3 说明 4 典型应 5 修订历 6 Device 7 Pin Co 8 Specif 8.1 Al 8.2 H	用 史记录 e Comparison Table onfiguration and Functions	1 2 3 4	10	9.3 Feature Description	14 21 23
3 说明 4 典型应 5 修订历 6 Device 7 Pin Co 8 Specif 8.1 Al 8.2 H	用 史记录 e Comparison Table onfiguration and Functions	1 2 3 4	10	9.4 Device Functional Modes	21 23
4 典型应 5 修订历 6 Device 7 Pin Co 8 Specif 8.1 Al 8.2 H	用 史记录e Comparison Table pnfiguration and Functions	1 2 3 4	10	Application and Implementation	23
5 修订历 6 Device 7 Pin Co 8 Specif 8.1 Al 8.2 H	史记录 e Comparison Table onfiguration and Functions	2 3 4	10	10.1 Application Information	23
6 Device 7 Pin Co 8 Specif 8.1 Al 8.2 H	e Comparison Tableonfiguration and Functions	3 4	11		
<ul> <li>7 Pin Co</li> <li>8 Specif</li> <li>8.1 Al</li> <li>8.2 H</li> </ul>	onfiguration and Functions	4	11	10.2 Typical Application	23
8 Specif 8.1 Al 8.2 H	•		11		
8.1 Al 8.2 H	rications	b		Power Supply Recommendations	33
8.2 H	haaluta Maximum Datinga		12	Layout	33
	bsolute Maximum Ratings			12.1 Layout Guidelines	33
	landling Ratings			12.2 Layout Example	
	ecommended Operating Conditions		13		
-	hermal Information			13.1 商标	
	lectrical Characteristics			13.2 静电放电警告	
	ypical Characteristics			13.3 术语表	35
9 Detaile	ed Description	13	14	机械封装和可订购信息	

Changes from Original (June 2014) to Revision A	Page
• 器件状态更改为生产数据	1




# 6 Device Comparison Table

PART NUMBER	DESCRIPTION	COMMENTS
TPS65261/-1	4.5 to 18 V, triple buck with input voltage power failure indicator	Triple buck 3-A/2-A/2-A output current, features an open-drain RESET signal to monitor input power failure, automatic power sequencing
TPS65262 4.5 to 18 V, triple buck with dual adjustable LDOs Triple buck 3-A/1-A/1-A output current, automatic power sequencing. Dual LDOs mA/100 mA		Triple buck 3-A/1-A/1-A output current, automatic power sequencing. Dual LDOs 200 mA/100 mA
TPS65263	4.5 to 18 V, triple buck with I <sup>2</sup> C interface	Triple buck 3-A/2-A/2-A output current, I <sup>2</sup> C controlled dynamic voltage scaling (DVS)
		Triple buck 3-A/2-A/2-A output current, up to 2.1-A USB power with overcurrent setting by external resistor, push-button control for intelligent system power-on and power-off operation
		Triple buck 3-A/2-A/2-A output current, two USB power switches current limiting at typical 1.2 A (0.8, 1.0, 1.4, 1.6, 1.8, 2.0, and 2.2 A available with manufacture trim options)



# 7 Pin Configuration and Functions



(There is no electric signal down bonded to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance.)

### **Pin Functions**

PIN	l	DESCRIPTION	
NAME	NO.	DESCRIPTION	
LVIN2	1	Input power supply for LDO2. Connect LVIN2 pin as close as possible to the $(+)$ terminal of an input ceramic capacitor (suggest 1 $\mu$ F).	
LOUT2	2	LDO2 output. Connect LOUT2 pin as close as possible to the (+) terminal of an output ceramic capacitor (suggest 1 µF).	
LFB2	3	Feedback Kelvin sensing pin for LDO2 output voltage. Connect this pin to LDO2 resistor divider.	
LEN2	4	Enable for LDO2. Float to enable.	
PGOOD	5	An open-drain output, asserts low if the output voltage of any buck is beyond regulation range due to thermal shutdown, overcurrent, undervoltage, or ENx shut down.	
MODE	6	When high, an automatic power-up or power-down sequence is provided according to the states of EN1, EN2, and EN3 pins.	
FB2	7	Feedback Kelvin sensing pin for buck2 output voltage. Connect this pin to buck2 resistor divider.	
EN2	8	Enable for buck2. Float to enable. Can use this pin to adjust the input undervoltage lockout of buck2 with a resistor divider.	
BST2	9	Boot-strapped supply to the high-side floating gate driver in buck2. Connect a capacitor (recommend 47 nF) from BST2 pin to LX2 pin.	
LX2	10	Switching node connection to the inductor and bootstrap capacitor for buck2. The voltage swing at this pin is from a diode voltage below the ground up to VIN2 voltage.	



# Pin Functions (continued)

PIN		DESCRIPTION				
NAME	NO.	DESCRIPTION				
PGND2	11	Power ground connection of buck2. Connect PGND2 pin as close as possible to the (–) terminal of VIN2 input ceramic capacitor.				
VIN2	12	Input power supply for buck2. Connect VIN2 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 µF).				
VIN3	13	Input power supply for buck3. Connect VIN3 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 µF).				
PGND3	14	Power ground connection of buck3. Connect PGND3 pin as close as possible to the (–) terminal of VIN3 input ceramic capacitor.				
LX3	15	Switching node connection to the inductor and bootstrap capacitor for buck3. The voltage swing at this pin is from a diode voltage below the ground up to VIN3 voltage.				
BST3	16	Boot-strapped supply to the high-side floating gate driver in buck3. Connect a capacitor (recommend 47 nF) from BST3 pin to LX3 pin.				
EN3	17	Enable for buck3. Float to enable. Can use this pin to adjust the input undervoltage lockout of buck3 with a resistor divider.				
FB3	18	Feedback Kelvin sensing pin for buck3 output voltage. Connect this pin to buck3 resistor divider.				
AGND	19	Analog ground common to buck controllers and other analog circuits. It must be routed separately from high-current power grounds to the (–) terminal of the bypass capacitor of input voltage VIN.				
V7V	20	Internal LDO for gate driver and internal controller. Connect a 1-µF capacitor from the pin to power ground.				
COMP1	21	Error amplifier output and loop compensation pin for buck1. Connect a series resistor and capacitor to compensate the control loop of buck1 with peak current PWM mode.				
SS1	22	Soft-start and tracking input for buck1. An internal 5-µA pullup current source is connected to this pin. The soft-start time can be programmed by connecting a capacitor between this pin and ground.				
FB1	23	Feedback Kelvin sensing pin for buck1 output voltage. Connect this pin to buck1 resistor divider.				
EN1	24	Enable for buck1. Float to enable. Can use this pin to adjust the input undervoltage lockout of buck1 with a resistor divider.				
BST1	25	Boot-strapped supply to the high side floating gate driver in buck1. Connect a capacitor (recommend 47 nF) from BST1 pin to LX1 pin.				
LX1	26	Switching node connection to the inductor and bootstrap capacitor for buck1. The voltage swing at this pin is from a diode voltage below the ground up to VIN1 voltage.				
PGND1	27	Power ground connection of Buck1. Connect PGND1 pin as close as possible to the (–) terminal of VIN1 input ceramic capacitor.				
VIN1	28	Input power supply for buck1. Connect VIN1 pin as close as possible to the (+) terminal of an input ceramic capacitor (suggest 10 µF).				
LEN1	29	Enable for LDO1. Float to enable.				
LFB1	30	Feedback Kelvin sensing pin for LDO1 output voltage. Connect this pin to LDO1 resistor divider.				
LOUT1	31	LDO1 output. Connect LOUT1 pin as close as possible to the (+) terminal of an output ceramic capacitor (suggest 1 $\mu$ F).				
LVIN1	32	Input power supply for LDO1. Connect LVIN1 pin as close as possible to the $(+)$ terminal of an input ceramic capacitor (suggest 1 $\mu$ F).				
PAD	_	There is no electric signal down bonded to thermal pad inside IC. Exposed thermal pad must be soldered to PCB for optimal thermal performance.				



### 8 Specifications

### 8.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
	VIN1, VIN2, VIN3	-0.3	20	
	LX1, LX2, LX3 (maximum withstand voltage transient <20 ns)	-1	20	
	BST1, BST2, BST3 referenced to LX1, LX2, LX3 pins respectively	-0.3	7	
Voltage	MODE, LEN1, LEN2, EN1, EN2, EN3, PGOOD, V7V	-0.3	7	V
	LOUT1, LOUT2, LVIN1, LVIN2	-0.3	7	
	FB1, FB2, FB3, LFB1, LFB2, COMP1, SS1	-0.3	3.6	
	AGND, PGND1, PGND2, PGND3	-0.3	0.3	
TJ	Operating junction temperature	-40	125	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 8.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage tempe	erature range	<b>-</b> 55	150	°C
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	-2000	2000	V
V <sub>(ESD)</sub>	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-500	500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN1, VIN2, VIN3	4.5	18	
	LX1, LX2, LX3 (maximum withstand voltage transient <20 ns)	-0.8	18	
Valtage	BST1, BST2, BST3 referenced to LX1, LX2, LX3 pins respectively	-0.1	6.8	V
Voltage	MODE, LEN1, LEN2, EN1, EN2, EN3, PGOOD, V7V	-0.1	6.3	V
	FB1, FB2, FB3, LFB1, LFB2, COMP1, SS1	-0.1	3	
	LOUT1, LOUT2, LVIN1, LVIN2	-0.1	5.5	
T <sub>A</sub>	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	°C

### 8.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	TPS65262-1	UNIT
	I TERMAL METRIC "	RHB (32 PINS)	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.0	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	24.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	6.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	C/VV
ΨЈВ	Junction-to-board characterization parameter	6.4	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.3	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 8.5 Electrical Characteristics

 $T_A = 25$ °C,  $V_{IN} = 12$  V,  $F_{SW} = 600$  kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY	VOLTAGE					
VIN	Input voltage range		4.5		18	V
		VIN rising	4	4.25	4.5	V
UVLO	VIN undervoltage lockout	VIN falling	3.5	3.75	4	V
		Hysteresis		500		mV
DD <sub>SDN</sub>	Shutdown supply current	EN1 = EN2 = EN3 = MODE = LEN1 = LEN2 = 0 V		12		μΑ
IDD <sub>Q_NSW</sub>		EN1 = EN2 = EN3 = 5 V, FB1 = FB2 = FB3 = 0.8 V, LEN1 = LEN2 = 0		790		μΑ
DD <sub>Q_NSW1</sub>	Input quiescent current without buck1,	EN1 = 5 V, EN2 = EN3 = 0 V, FB1 = 0.8 V, LEN1 = LEN2 = 0		340		μΑ
DD <sub>Q_NSW2</sub>	buck2, buck3 switching	EN2 = 5 V, EN1 = EN3 = 0 V, FB2 = 0.8 V, LEN1 = LEN2 = 0		370		μΑ
DD <sub>Q_NSW3</sub>		EN3 = 5V, EN1 = EN2 = 0 V, FB3 = 0.8 V, LEN1 = LEN2 = 0		370		μA
DD <sub>Q_LDO1</sub>	I.B.O.:	EN1 = EN2 = EN3 = LEN2 = 0 V, LFB1 = 0.8 V, LEN1 = 5 V		190		μΑ
DD <sub>Q_LDO2</sub>	LDO input quiescent current	EN1 = EN2 = EN3 = LEN1 = 0 V, LFB2 = 0.8 V, LEN2 = 5 V		190		μΑ
/ <sub>7V</sub>	V7V LDO output voltage	V <sub>7V</sub> load current = 0 A	6	6.3	6.6	V
OCP_V7V	V7V LDO current limit			175		mA
	LTAGE REFERENCE					
,		$V_{COMP} = 1.2 \text{ V}, T_{J} = 25^{\circ}\text{C}$	0.595	0.6	0.605	V
$V_{FB}$	Feedback voltage	$V_{COMP} = 1.2 \text{ V}, T_{J} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	0.594	0.6	0.606	V
V <sub>LINEREG_BUCK</sub>	Line regulation-DC <sup>(1)</sup>	I <sub>OUT1</sub> = 1.5 A, I <sub>OUT2</sub> = 1 A, I <sub>OUT3</sub> = 1 A, 5 V < VINx < 18 V		0.002		%/V
V <sub>LOADREG_BUCK</sub>	Load regulation-DC <sup>(1)</sup>	VIN = 12 V, I <sub>OUTx</sub> = (10–100%) × I <sub>OUTx_max</sub>		0.02		%/A
BUCK1, BUCK2	, BUCK3	11 - 11				-
/ <sub>ENXH</sub>	EN1, EN2, EN3 high-level input voltage			1.2	1.26	V
V <sub>ENXL</sub>	EN1, EN2, EN3 low-level input voltage		1.1	1.15		V
		ENx = 1 V		3.6		
ENX	EN1, EN2, EN3 pullup current	ENx = 1.5 V		6.6		μA
ENhys	Hysteresis current			3		μΑ
SS1	Buck1 soft-start charging current		4.3	5	6	μA
Γ <sub>SS2/3</sub>	Buck2, buck3 soft-start time			1		ms
Γ <sub>ON MIN</sub>	Minimum on time			80	100	ns
G <sub>m_EA1/2/3</sub>	Error amplifier trans-conductance	-2 μA < ICOMPX < 2 μA		300		μs
G <sub>m_PS1/2/3</sub>	COMP voltage to inductor current $G_m^{(1)}$	ILX = 0.5 A		7.4		A/V
LIMIT1	Buck1 peak inductor current limit		4.4	5.1	6.06	Α
LIMITSOURCE1	Buck1 low-side source current limit			4.4		Α
LIMITS1	Buck1 low-side sink current limit			1.3		Α
LIMIT2/3	Buck2, buck3 peak inductor current limit		1.8	2.4	3	Α
LIMITSOURCE2/3	Buck2, buck3 low-side source current limit			1.75		Α
LIMITS2/3	Buck2, buck3 low-side sink current limit			1		А
Γ <sub>Hiccup_wait</sub>	OC wait time <sup>(1)</sup>			0.5		ms
T <sub>Hiccup_re</sub>	Hiccup time before restart <sup>(1)</sup>			14		ms
Rdson_HS1	Buck1 high-side switch resistance	VIN1 = 12 V		100		mΩ
Rdson_LS1	Buck1 low-side switch resistance	VIN1 = 12 V		65		mΩ
Rdson_HS2	Buck2 high-side switch resistance	VIN1 = 12 V		195		mΩ
Rdson_LS2	Buck2 low-side switch resistance	VIN1 = 12 V		145		mΩ
Rdson_HS3	Buck3 high-side switch resistance	VIN1 = 12 V		195		mΩ
Rdson_LS3	Buck3 low-side switch resistance	VIN1 = 12 V		145		mΩ

<sup>(1)</sup> Lab validation result



# **Electrical Characteristics (continued)**


 $T_A = 25$ °C,  $V_{IN} = 12$  V,  $F_{SW} = 600$  kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER GOOD,	MODE, POWER SEQUENCE					
		FBx undervoltage falling		92.5		
		FBx undervoltage rising		95		0/1/
$V_{th\_PG}$	Feedback voltage threshold	FBx overvoltage rising		107.5		$%V_{REF}$
		FBx overvoltage falling		105		
T <sub>DEGLITCH(PG)</sub> F	PGOOD falling edge deglitch time			0.19		ms
T <sub>RDEGLITCH(PG) R</sub>	PGOOD rising edge deglitch time			1		ms
I <sub>PG</sub>	PGOOD pin leakage				0.05	μA
V <sub>LOW_PG</sub>	PGOOD pin low voltage	I <sub>SINK</sub> = 1 mA			0.4	V
V <sub>MODEH</sub>	MODE high-level input voltage	Ollatz		1.2	1.26	V
V <sub>MODEL</sub>	MODE low-level input voltage		1.1	1.15	0	V
MODEL	ess ion iono impartonage	MODE = 1 V		3.6		·
I <sub>MODE</sub>	MODE pullup current	MODE = 1.5 V		6.6		μΑ
Tpsdelay	Delay time between bucks at	MODE = 1.5 V		1.7		ms
	automatic power sequencing mode <sup>(1)</sup>					
LDO1 AND LDO2				4.0	4.00	
V <sub>LENXH</sub>	LEN1, LEN2 high-level input voltage			1.2	1.26	V
V <sub>LENXL</sub>	LEN1, LEN2 low-level input voltage		1.1	1.15		V
I <sub>LENX</sub>	LEN1, LEN2 pullup current	LENx = 1 V		3.6		μA
LEIV	, [	LENx = 1.5 V		6.6		· ·
VIN <sub>LDO1</sub>	LDO input voltage range		1.3		5.5	V
VOUT <sub>LDO1</sub>	LDO output voltage range	Load current = 350 mA	1			V
$V_{LDOFB1}$	LDO voltage reference	Load current = 10 mA	0.594	0.6	0.606	V
Imax_LDO1	LDO current limit		350	455	540	mA
V	LDO drapout valtage	I <sub>OUT</sub> = 20 mA		12		mV
V <sub>dropout1</sub>	LDO dropout voltage	I <sub>OUT</sub> = 350 mA		400		mV
V <sub>LINEREG_LDO1</sub>	LDO line regulation-DC <sup>(1)</sup>	V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 10 mA, LVIN1 changes from 2 to 5.5 V		0.002		%/V
V <sub>LOADREG LDO1</sub>	LDO load regulation-DC <sup>(1)</sup>	I <sub>OUT</sub> = 1 to 350 mA, LVIN1 = 5 V		0.2		%/A
PSRR <sub>LDO1</sub>	Ripple rejection <sup>(1)</sup>	LVIN1 = 5 V, Vout = 1.8 V, I <sub>OUT</sub> = 10 mA, f = 10 kHz		56		dB
VIN <sub>LDO2</sub>	LDO input voltage range		1.3		5.5	V
VOUT <sub>LDO2</sub>	LDO output voltage range	Load current = 150 mA	1			V
V <sub>LDOFB2</sub>	LDO voltage reference	Load current = 10 mA	0.594	0.6	0.606	V
I <sub>max_LDO2</sub>	LDO current limit		170	220	290	mA
max_LDO2		I <sub>OUT</sub> = 10 mA		12		
$V_{dropout2}$	LDO dropout voltage <sup>(1)</sup>	I <sub>OUT</sub> = 150 mA		250		mV
V <sub>LINEREG_LDO2</sub>	LDO line regulation-DC <sup>(1)</sup>	V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 10 mA, LVIN2 changes from 2 to 5.5 V		0.002		%/V
V	LDO load regulation-DC <sup>(1)</sup>	I <sub>OUT</sub> = 1 to 150 mA, LVIN2 = 5 V		0.2		%/A
V <sub>LOADREG_LDO2</sub> PSRR <sub>LDO2</sub>	Ripple rejection <sup>(1)</sup>	LVIN2 = 5 V, Vout = 1.8 V, $I_{OLIT}$ = 10 mA, $f$ = 10 kHz		56		dB
OSCILLATOR	rappio rejection					
F <sub>SW</sub>	Switching frequency		570	600	630	kHz
THERMAL PROT			310	000	030	NI IZ
	LOTION	Tomporature riging		100		°C
T <sub>TRIP_OTP</sub>	Thermal protection trip point <sup>(1)</sup>	Temperature rising		160		
T <sub>HYST_OTP</sub>		Hysteresis		20		°C



### 8.6 Typical Characteristics


 $T_A = 25$ °C, VIN = 12 V,  $V_{OUT1}$ = 1.2 V,  $V_{OUT2}$ = 1.8 V,  $V_{OUT3}$ = 3.3 V  $F_{SW}$  = 600 kHz (unless otherwise noted)





### **Typical Characteristics (continued)**









Figure 8. BUCK3, Line Regulation







Figure 9. LDO1, Load Regulation

Figure 10. LDO2, Load Regulation








Figure 11. LDO1, Line Regulation

Figure 12. LDO2, Line Regulation



### **Typical Characteristics (continued)**










Figure 13. Voltage Reference vs Temperature









Figure 15. Shutdown Quiescent Current vs Temperature

Figure 16. EN Pin Pullup Current vs Temperature, EN = 1 V








Figure 17. EN Pin Pullup Current vs Temperature, EN = 1.5 V

Figure 18. EN Pin Threshold Rising vs Temperature



### **Typical Characteristics (continued)**









Figure 19. EN Pin Threshold Falling vs Temperature









Figure 21. Buck1 High-Side Current Limit vs Temperature

Figure 22. Buck2, 3 High-Side Current Limit vs Temperature






Figure 23. LDO Current Limit vs Temperature

Figure 24. LDO2 Current Limit vs Temperature



### 9 Detailed Description

#### 9.1 Overview

The TPS65262-1 is a monolithic, triple-synchronous step-down (buck) converter with 3-A/1-A/1-A output currents. A wide 4.5- to 18-V input supply voltage range encompasses most intermediate bus voltages operating off 5-V, 9-V, 12-V, or 15-V power bus. The feedback voltage reference for each buck is 0.6 V. Each buck is independent with dedicated enable, soft-start, and loop compensation.

The TPS65262-1 implements a constant frequency, peak current mode control that simplifies external loop compensation. The switching frequency is fixed 600 kHz. The switching clock of buck1 is 180° out-of-phase operation from the clocks of buck2 and buck3 channels to reduce input current ripple, input capacitor size, and power-supply-induced noise.

The TPS65262-1 is designed for safe monotonic startup into prebiased loads. The default start up is when VIN is typically 4.25 V. The ENx pin can also be used to adjust the input voltage undervoltage lockout (UVLO) with an external resistor divider. In addition, the ENx pin has an internal 3.6-µA current source, so the EN pin can be floating for automatically powering up the converters.

The TPS65262-1 reduces the external component count by integrating the bootstrap circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BST and LX pins. A UVLO circuit monitors the bootstrap capacitor voltage VBST-VLX in each buck. When VBST-VLX voltage drops to the threshold, LX pin is pulled low to recharge the bootstrap capacitor. The TPS65262-1 can operate at 100% duty cycle as long as the bootstrap capacitor voltage is higher than the BOOT-LX UVLO threshold, which is typically 2.1 V.

The TPS65262-1 features a PGOOD pin to supervise each output voltage of buck converters. The TPS65262-1 has power good comparators with hysteresis, which monitor the output voltages through feedback voltages. When all bucks are in regulation range and power sequence is done, PGOOD is asserted to high.

The SS (soft-start/tracking) pin is used to minimize inrush currents during power-up. A small-value capacitor or resistor divider is coupled to the pin for soft-start or voltage tracking.


At light loading, TPS65262-1 automatically operates in PSM to save power.

The TPS65262-1 integrates low dropout voltage linear regulators (LDO) with input voltage from 1.3 to 5.5 V, independent enable, and adjustable outputs, up to 350 mA for LDO1 and 150 mA for LDO2 continuous output current.

The TPS65262-1 is protected from overload and overtemperature fault conditions. The converter minimizes excessive output overvoltage transients by taking advantage of the power good comparator. When the output is more than 107.5% of the 0.6-V reference voltage, the high-side MOSFET is turned off until the internal feedback voltage is lower than 105% of the 0.6-V reference voltage. The TPS65262-1 implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections to avoid inductor current runaway. If the overcurrent condition lasts for more than the OC wait time (0.5 ms), the converter shuts down and restarts after the hiccup time (14 ms). The TPS65262-1 shuts down if the junction temperature is higher than thermal shutdown trip point 160°C. When the junction temperature drops 20°C (typical) below the thermal shutdown trip point, the TPS65262-1 is restarted under control of the soft-start circuit automatically.



### 9.2 Functional Block Diagram



### 9.3 Feature Description

### 9.3.1 Adjusting the Output Voltage

The output voltage of each buck is set with a resistor divider from the output of buck to the FB pin. TI recommends to use 1% tolerance, or better, divider resistors.




Figure 25. Voltage Divider Circuit



#### **Feature Description (continued)**

$$R_2 = R_1 \times \frac{0.6}{V_{out} - 0.6} \tag{1}$$

To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator is more sensitive to noise. Table 1 shows the recommended resistor values.

Table 1. Output Nesistor Divider Selection									
Output Voltage (V)	R1 (kΩ)	R2 (kΩ)							
1	10	15							
1.2	10	10							
1.5	15	10							
1.8	20	10							
2.5	31.6	10							
3.3	45.3	10							
3.3	22.6	4.99							
5	73.2	10							
5	36.5	4.99							

Table 1. Output Resistor Divider Selection

### 9.3.2 Enable and Adjusting UVLO

The EN1, EN2, and EN3 pins provide electrical on and off control of the device. When the EN1, EN2, and EN3 pins' voltage exceeds the threshold voltage, the device starts operation. If each ENx pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low  $I_{\alpha}$  state.

The EN pin has an internal pullup current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 500 mV. If an application requires a higher UVLO threshold on the VIN pin, then the ENx pin can be configured as shown in Figure 26. When using the external UVLO function, TI recommends to set the hysteresis to be greater than 500 mV.

The EN pin has a small pullup current,  $I_p$ , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function since it increases by  $I_h$  after the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using Equation 2 and Equation 3.

$$R_{1} = \frac{V_{START} \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_{P} \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_{h}}$$

$$R_{2} = \frac{R_{1} \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R_{1} \left( I_{h} + I_{p} \right)}$$
(2)

where

- I<sub>h</sub> = 3 µA
- $I_p = 3.6 \mu A$
- V<sub>ENRISING</sub> = 1.2 V
- $V_{ENFALLING} = 1.15 \text{ V}$  (3)




Figure 26. Adjustable VIN UVLO

#### 9.3.3 Soft-Start Time

The voltage on the SS1 pin controls the start-up of buck1 output. When the voltage on the SS1 pin is less than the internal 0.6-V reference, The TPS65262-1 regulates the internal feedback voltage to the voltage on the SS1 pin instead of 0.6 V, allowing VOUT to rise smoothly from 0 V to its regulated voltage without inrush current. The device has an internal pullup current source of 5  $\mu$ A (typical) that charges an external soft-start capacitor to provide a linear ramping voltage at SS1 pin.

Buck1's soft-start time can be calculated approximately by Equation 4.

Buck2 and Buck3 have fixed 1-ms soft-start time.

$$Tss(ms) = \frac{Css(nF) \times Vref(V)}{Iss(\mu A)}$$
(4)

#### 9.3.4 Power-Up Sequencing

TPS65262-1 features a comprehensive sequencing circuit for the three bucks. If the MODE pin is driving to high at the same time EN1 or EN2 pin (or both), the automatic power-up and power-down sequence function is active. If MODE pin ties low to ground, three buck on or off is separately controlled by three enable pins.

#### 9.3.4.1 External Power Sequencing

The TPS65262-1 has a dedicated enable pin for each converter. The converter enable pins are biased by a current source that allows for easy sequencing with the addition of an external capacitor. Disabling the converter with an active pulldown transistor on the ENx pin allows for a predictable power-down timing operation. Figure 27 shows the timing diagram of a typical buck power-up sequence with a capacitor connected at ENx pin.

A typical 1.4-µA current charges the ENx pin from the input supply when the ENx pin voltage is lower than typical 0.4 V. The internal V7V LDO turns on when the ENx pin voltage rises to typical 0.4 V and a 3.6-µA pullup current sources ENx. After the ENx pin voltage reaches 1.2 V typical, 3-µA hysteresis current sources to the pin to improve noise sensitivity. If all output voltages are in regulation, PGOOD is asserted after PGOOD deglitch time.






Figure 27. Startup Power Sequence

#### 9.3.4.2 Automatic Power Sequencing

The TPS65262-1 starts with a predefined power-up and power-down sequence when the MODE pin is driven to high. As shown in Table 2, the sequence is dictated by different combinations of the EN1 and EN2 status. EN3 is used to start or stop the converters. Buck2 and buck3 are identical converters and can be swapped in the system operation to allow for additional sequencing stages. Figure 28 shows the power sequencing when EN1 and EN2 are pulled up high.

**Table 2. Power Sequencing** 

	MODE	EN1	EN2	EN3	Start Sequencing	Shutdown Sequencing
	High	High	High			Buck3→buck2→buck1
Automatic power	High	Low	High	Used to start or stop bucks in sequence	Buck2→buck1→buck3	Buck3→buck1→buck2
sequencing	High	High	Low	Buoko III ooquonoo	Buck2→buck3→buck1	Buck1→buck3→buck2
	High	Low	Low	Reserved	Reserved	Reserved
Externally controlled sequencing	Low	Used to start or stop buck1	Used to start or stop buck2	Used to start or stop buck3	x	х






Figure 28. Automatic Power Sequencing

#### 9.3.5 V7V Low Dropout Regulator and Bootstrap

Power for the high-side and low-side MOSFET drivers and most other internal circuitry is derived from the V7V pin. The internal built-in low dropout linear regulator (LDO) supplies 6.3~V (typical) from VIN to V7V. A  $1-\mu F$  ceramic capacitor should be connected from V7V pin to power ground.

If the input voltage, VIN decreases to UVLO threshold voltage, the UVLO comparator detects V7V pin voltage and forces the converter off.

Each high-side MOSFET driver is biased from the floating bootstrap capacitor, CB, shown in Figure 29, which is normally recharged during each cycle through an internal low-side MOSFET or the body diode of low-side MOSFET when the high-side MOSFET turns off. The boot capacitor is charged when the BST pin voltage is less than VIN and the BST-LX voltage is below regulation. The recommended value of this ceramic capacitor is 47 nF. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher because of the stable characteristics over temperature and voltage. Each low-side MOSFET driver is powered from V7V pin directly.

To improve dropout, the device is designed to operate at 100% duty cycle as long as the BST to LX pin voltage is greater than the BST-LX UVLO threshold, which is typically 2.1 V. When the voltage between BST and LX drops below the BST-LX UVLO threshold, the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged.






Figure 29. V7V Linear Dropout Regulator and Bootstrap Voltage Diagram

#### 9.3.6 Out-of-Phase Operation

To reduce input ripple current, the switch clock of buck1 is 180° out-of-phase from the clock of buck2 and buck3. This enables the system having less input current ripple to reduce input capacitors' size, cost, and EMI.

#### 9.3.7 Output Overvoltage Protection (OVP)

The device incorporates an output OVP circuit to minimize output voltage overshoot. When the output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. After the condition is removed, the regulator output rises and the error amplifier output transitions to the steady-state voltage. In some applications with small output capacitance, the load can respond faster than the error amplifier. This leads to the possibility of an output overshoot. Each buck compares the FB pin voltage to the OVP threshold. If the FB pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVP threshold, the high-side MOSFET turns on at the next clock cycle.

#### 9.3.8 PSM

The TPS65262-1 can enter high-efficiency PSM operation at light load current.

When the controller is enabled for PSM operation, the peak inductor current is sensed and compared with 230-mA current typically. Since the integrated current comparator catches the peak inductor current only, the average load current entering PSM varies with the applications and external output filters. In PSM, the sensed peak inductor current is clamped at 230 mA.

When a controller operates in PSM, the inductor current is not allowed to reverse. The reverse current comparator turns off the low-side MOSFET when the inductor current reaches 0, preventing it from reversing and going negative.



Due to the delay in the circuit and current comparator tdly (typical 50 ns at Vin = 12 V), the real peak inductor current threshold to turn off high-side power MOSFET could shift higher depending on inductor inductance and input or output voltages. Calculate the threshold of peak inductor current to turn off high-side power MOSFET with Equation 5.

$$IL_{PEAK} = 230mA + \frac{vin - vout}{L} \times tdly$$
(5)

After the charge accumulated on the Vout capacitor is more than loading needs, the COMP pin voltage drops to low voltage driven by error amplifier. There is an internal comparator at the COMP pin. If the comp voltage is lower than 0.35 V, the power stage stops switching to save power.




Figure 30. PSM Current Comparator

#### 9.3.9 Slope Compensation

To prevent subharmonic oscillations when the device operates at duty cycles greater than 50%, the device adds built-in slope compensation, which is a compensating ramp to the switch current signal.

#### 9.3.10 Overcurrent Protection (OCP)

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and low-side MOSFET.

#### 9.3.10.1 High-Side MOSFET OCP

The device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared. When the peak switch current intersects the current reference, the high-side switch is turned off.

#### 9.3.10.2 Low-Side MOSFET OCP

While the low-side MOSFET is turned on, its conduction current is monitored by the internal circuitry. During normal operation, the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded, the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded, the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario, both MOSFETs are off until the start of the next cycle.

Furthermore, if an output overload condition (as measured by the COMP pin voltage) lasts for more than the hiccup wait time (which is programmed for 0.5 ms, shown in Figure 31) the device shuts down itself and restarts after the hiccup time, 14 ms. The hiccup mode helps to reduce the device power dissipation under severe overcurrent condition.






Figure 31. OCP

#### 9.3.11 Power Good

The PGOOD pin is an open-drain output. When feedback voltage of each buck is between 95% (rising) and 105% (falling) of the internal voltage reference, the PGOOD pin pulldown is deasserted and the pin floats. TI recommends to use a pullup resistor between the values of 10 to 100 k $\Omega$  to a voltage source that is 6.3 V or less. The PGOOD is in a defined state when the VIN input voltage is greater than 1 V but with reduced current sinking capability. The PGOOD achieves full current sinking capability when the VIN input voltage is above UVLO threshold, which is 4.25 V typically.

The PGOOD pin is pulled low when any feedback voltage of buck is lower than 92.5% (falling) or greater than 107.5% (rising) of the nominal internal reference voltage. Also, the PGOOD is pulled low, if the input voltage is undervoltage locked up, thermal shutdown is asserted, the EN pin is pulled low or the converter is in a soft-start period.

#### 9.3.12 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C typically. The device reinitiates the power-up sequence when the junction temperature drops below 140°C typically.

#### 9.4 Device Functional Modes

### 9.4.1 Operation With $V_{IN} < 4.5 \text{ V}$ (Minimum $V_{IN}$ )

The device operates with input voltages above 4.5 V. The maximum UVLO voltage is 4.5 V and operates at input voltages above 4.5 V. The typical UVLO voltage is 4.25 V, and the device may operate at input voltages above that point. The device also may operate at lower input voltages; the minimum UVLO voltage is 4 V (rising) and 3.5 V (falling). At input voltages below the UVLO minimum voltage, the device does not operate.



### **Device Functional Modes (continued)**

#### 9.4.2 Operation With EN Control

The enable rising edge threshold voltage is 1.2 V typical and 1.26 V maximum. With EN held below that voltage, the device is disabled and switching is inhibited. The IC quiescent current is reduced in this state. When the input voltage is above the UVLO threshold and the EN voltage is increased above the rising edge threshold, the device becomes active. Switching is enabled, and the soft-start sequence is initiated. The device starts at the soft-start time determined by the external soft start capacitor as shown in Figure 33 to Figure 38.

### 9.4.3 Operation at Light Loads

The device is designed to operate in high-efficiency PSM under light load conditions. Pulse skipping is initiated when the switch current falls to 0.23 A. During pulse skipping, the low-side FET is turned off. The switching node (LX) waveform takes on the characteristics of DCM operation and the apparent switching frequency decreases as shown in Figure 39, Figure 41, and Figure 43.



### 10 Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The device is triple-synchronous, step-down DC/DC converter with dual LDOs. The device is typically used to convert a higher DC voltage to lower DC voltages with continuous available output current of 3 A/1 A/1 A. The following design procedure can be used to select component values for the TPS65262-1. This section presents a simplified discussion of the design process.

### 10.2 Typical Application



#### 10.2.1 Design Requirements

This example details the design of a triple-synchronous step-down converter. A few parameters must be known to start the design process. These parameters are typically determined at the system level. For this example, start with the following known parameters shown in Table 3.



Table 3. Design Parameters

PARAMETER	VALUE		
Vout1	1.2 V		
lout1	3 A		
Vout2	1.8 V		
lout2	1 A		
Vout3	3.3 V		
lout3	1 A		
Buck1 transient response 1-A load step	±5%		
Buck2, buck3 transient response 0.5-A load step	±5%		
Input voltage	12 V normal, 4.5 to 18 V		
Output voltage ripple	±1%		
Switching frequency	600 kHz		

### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 Output Inductor Selection

To calculate the value of the output inductor, use Equation 6. LIR is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, LIR is normally from 0.1 to 0.3 for the majority of applications.

$$L = \frac{V_{\text{inmax}} - V_{\text{out}}}{I_{\text{o}} \times \text{LIR}} \times \frac{V_{\text{out}}}{V_{\text{inmax}} \times f_{\text{sw}}}$$
(6)

For the output filter inductor, it is important not to exceed the RMS current and saturation current ratings. The RMS and peak inductor current can be found from Equation 8 and Equation 9.

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L} \times \frac{V_{out}}{V_{inmax} \times f_{sw}}$$

$$I_{Lrms} = \sqrt{I_O^2 + \frac{\left(\frac{V_{out} \times \left(V_{inmax} - V_{out}\right)}{V_{inmax} \times L \times f_{sw}}\right)^2}{12}}$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2}$$
(8)

The current flowing through the inductor is the inductor ripple current plus the output current. During power-up, faults, or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated previously. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

### 10.2.2.2 Output Capacitor Selection

The designer needs to account for three primary considerations when selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance must be selected based on the most stringent of these three criteria.

The first criterion is the desired response to a large change in the load current. The output capacitor needs to supply the load with current when the regulator cannot. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from



no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for two clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 10 shows the minimum output capacitance necessary to accomplish this.

$$C_{o} = \frac{2 \times \Delta I_{out}}{f_{sw} \times \Delta V_{out}}$$

where

- $\Delta I_{out}$  is the change in output current.
- $f_{sw}$  is the regulator's switching frequency.

• 
$$\Delta V_{out}$$
 is the allowable change in the output voltage. (10)

Equation 11 calculates the minimum output capacitance needed to meet the output voltage ripple specification.

$$C_{o} > \frac{1}{8 \times f_{sw}} \times \frac{1}{\frac{V_{oripple}}{I_{oripple}}}$$

where

- $f_{sw}$  is the switching frequency.
- V<sub>oripple</sub> is the maximum allowable output voltage ripple.

Equation 12 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification.

$$R_{esr} < \frac{V_{oripple}}{I_{oripple}}$$
 (12)

Additional capacitance deratings for aging, temperature, and DC bias should be factored in, which increase this minimum value. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the root mean square (RMS) value of the maximum ripple current. Equation 13 can be used to calculate the RMS ripple current the output capacitor needs to support.

$$I_{corms} = \frac{V_{out} \times (V_{inmax} - V_{out})}{\sqrt{12} \times V_{inmax} \times L \times f_{sw}}$$
(13)

#### 10.2.2.3 Input Capacitor Selection

The TPS65262-1 requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor of at least 10 µF of effective capacitance on the VIN input voltage pins. In some applications, additional bulk capacitance may also be required for the VIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS65262-1. Calculate the input ripple current using Equation 14.

$$I_{inrms} = I_{out} \times \sqrt{\frac{V_{out}}{V_{inmin}} \times \frac{(V_{inmin} - V_{out})}{V_{inmin}}}$$
(14)

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. The input capacitance value determines the input ripple voltage of the regulator. Calculate the input voltage ripple using Equation 15.



$$\Delta V_{\text{in}} = \frac{I_{\text{outmax}} \times 0.25}{C_{\text{in}} \times f_{\text{sw}}}$$
(15)

#### 10.2.2.4 Loop Compensation

The TPS65262-1 incorporates a peak current mode control scheme. The error amplifier is a transconductance amplifier with a gain of 300  $\mu$ S. A typical type II compensation circuit adequately delivers a phase margin between 60° and 90°. C<sub>b</sub> adds a high frequency pole to attenuate high-frequency noise when needed. To calculate the external compensation components, follow these steps.

- 1. Switching frequency,  $f_{sw}$ , 600 kHz is appropriate for application depending on L and C sizes, output ripple, EMI, and so forth. It also gives the best trade-off between performance and cost.
- 2. Set up crossover frequency, fc, which is typically between 1/5 and 1/20 of  $f_{sw}$ .
- 3. R<sub>C</sub> can be determined by Equation 16.

$$R_{C} = \frac{2\pi \times \text{fc} \times \text{Vo} \times \text{Co}}{G_{\text{m-EA}} \times \text{Vref} \times G_{\text{m-PS}}}$$

where

- $G_{m EA}$  is the error amplifier gain (300  $\mu$ S)
- $G_{m PS}$  is the power stage voltage to current conversion gain (7.4 A/V) (16)
- 4. Calculate  $C_C$  by placing a compensation zero at or before the dominant pole  $\left(fP = \frac{1}{C_o \times R_L \times 2\pi}\right)$ .  $C_C = \frac{R_L \times Co}{R_C}$ (17)

5. Optional C<sub>b</sub> can be used to cancel the zero from the ESR associated with C<sub>O</sub>.

$$C_{b} = \frac{R_{ESR} \times Co}{R_{C}}$$
(18)





Figure 32. DC/DC Loop Compensation




### 10.2.3 Application Curves



























Operating at VIN = 12 V, VOUT1 = 1.2 V / 1.5 A, VOUT2 = 1.8 V / 0.5 A, VOUT3 = 3.3 V / 0.5 A,

EVM Condition 4 Layers, 64 mm × 69 mm T<sub>A</sub> = 30.5°C

Figure 63. Thermal Signature of TPS65262-1EVM



Operating at VIN = 12 V, VOUT1 = 1.2 V / 3 A, VOUT2 = 1.8 V / 1 A, VOUT3 = 3.3 V / 1 A,

EVM Condition 4 Layers, 64 mm × 69 mm T<sub>A</sub> = 30.5°C

Figure 64. Thermal Signature of TPS65262-1EVM



### 11 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 4.5 to 18 V. This input power supply should be well regulated. If the input supply is located more than a few inches from the TPS65262-1 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47  $\mu$ F is a typical choice.

### 12 Layout

### 12.1 Layout Guidelines

The TPS65262-1 supports a 2-layer PCB layout, shown in Figure 65.

Layout is a critical portion of good power supply design. See Figure 65 for a PCB layout example. The top contains the main power traces for VIN, VOUT, and LX. The top layer also has connections for the remaining pins of the TPS65262-1 and a large top-side area filled with ground. The top-layer ground area should be connected to the bottom-layer ground using vias at the input bypass capacitor, the output filter capacitor, and directly under the TPS65262-1 device to provide a thermal path from the exposed thermal pad land to ground. The bottom layer acts as a ground plane connecting analog ground and power ground.


For operation at full-rated load, the top-side ground area and bottom-side ground plane must provide adequate heat dissipating area. Several signals paths conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supply's performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low-ESR ceramic bypass capacitor with X5R or X7R dielectric. Take care to minimize the loop area formed by the bypass capacitor connections, VIN pins, and ground connections. The VIN pin must also be bypassed to ground using a low-ESR ceramic capacitor with X5R or X7R dielectric.

Because the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The output filter capacitor ground should use the same power ground trace as the VIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width. The small signal components should be grounded to the analog ground path.

The FB and COMP pins are sensitive to noise so the resistors and capacitors should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown in Figure 65.



### 12.2 Layout Example



- O 0.010-inch diameter Thermal VIA to Ground Plane
- VIA to Ground Plane

Figure 65. PCB Layout



### 13 器件和文档支持

### 13.1 商标

All trademarks are the property of their respective owners.

### 13.2 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 13.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

### 14 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65262-1RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65262-1	Samples
TPS65262-1RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65262-1	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65262-1RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS65262-1RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65262-1RHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
TPS65262-1RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司