TPS51200-EP 灌/拉 DDR 终端稳压器

1 特性

- 输入电压：支持 2.5V 和 3.3V 电源轨
- VLDOIN 电压范围：1.1V 至 3.5V
- 具有压降补偿功能的灌电流和拉电流终端稳压器
- 所需最小输出电容为 20µF（通常为 3 × 10µF MLCC），用于存储器终端 应用 (DDR)
- 用于监视输出稳压的 PGOOD
- EN 输入
- REFIN 输入允许直接或通过电阻分压器灵活进行输入跟踪
- 远程感测 (VOSNS)
- ±10mA 缓冲基准 (REFOUT)
- 内置软启动，欠压锁定 (UVLO) 和过流限制 (OCL)
- 热关断
- 符合 DDR 和 DDR2 JEDEC 规范
- 支持 DDR3、低功耗 DDR3 和 DDR4 VTT 应用
- 带有散热焊盘的 10 引脚超薄小外形尺寸无引线 (VSON) 封装
- 支持国防、航天和医疗 应用
  - 受控基线
  - 一个组装和测试场所
  - 一个制造场所
  - 支持军用温度范围（-55°C 至 125°C）
  - 延长的产品使用寿命周期
  - 延长的产品变更通知
  - 产品可追溯性

2 应用范围

- 用于 DDR、DDR2、DDR3、低功耗 DDR3 和 DDR4 的存储器终端稳压器
- 笔记本、台式机和服务器
- 电信和数据通信
- 基站
- 液晶 (LCD) 电视和等离子 (PDP) 电视
- 复印机和打印机
- 机顶盒

3 说明

TPS51200-EP 器件是一款灌电流和拉电流双倍数据速率 (DDR) 终端稳压器，专用于空间问题是重要考量因素的低输入电压、低成本、低噪声系统。

TPS51200-EP 能够保持快速瞬态响应，最低仅需 20µF 输出电容。TPS51200-EP 支持远程感测功能并且可满足 DDR、DDR2、DDR3、低功耗 DDR3 和 DDR4 VTT 总线的所有电源要求。

此外，TPS51200-EP 还提供一个开漏 PGOOD 信号监测输出稳压，提供一个 EN 信号在 S3（挂起至 RA4M）期间针对 DDR 进行 VTT 放电。

TPS51200-EP 采用带散热焊盘的高效散热型 10 引脚超薄小外形尺寸无引线 (VSON) 封装，无铅且绿色环保。其额定工作温度范围为 -55°C 至 +125°C。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
TPS51200-EP	VSON (10)	3.00mm x 3.00mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

简化的 **DDR** 应用



目录

4 修订历史记录

日期	修订版本	注释
2016 年 6 月	*	最初发布。

5 Pin Configuration and Functions

DRC Package
10-Pin VSON With Exposed Thermal Pad
Top View



Pin Functions

PIN		I/O(1)	DESCRIPTION
NAME	NO.		
EN	7	I	For DDR VTT application, connect EN to SLP_S3. For any other application, use the EN pin as the ON/OFF function.
GND	8	G	Signal ground. Connect to negative terminal of the output capacitor.
PGND(2)	4	G	Power ground output for the LDO.
PGOOD	9	O	PGOOD output. Indicates regulation.
REFIN	1	I	Reference input.
REFOUT	6	O	Reference output. Connect to GND through 0.1-μF ceramic capacitor.
VIN	10	I	2.5-V or 3.3-V power supply. A ceramic decoupling capacitor with a value between 1-μF and 4.7-μF is required.
VLDOIN	2	I	Supply voltage for the LDO.
VO	3	O	Power output for the LDO.
VOSNS	5	I	Voltage sense input for the LDO. Connect to positive terminal of the output capacitor or the load.

(1) I = Input, O = Output, G = Ground.
(2) Thermal pad connection. See Figure 31 in the *Thermal Design Considerations* section for additional information.

6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Input voltage (2)	REFIN, VIN, VLDOIN, VOSNS	–0.3	3.6	V
	EN	–0.3	6.5	
	PGND to GND	–0.3	0.3	
Output voltage (2)	REFOUT, VO	–0.3	3.6	V
	PGOOD	–0.3	6.5	
Operating junction temperature, T_J		–55	150	°C
Storage temperature, T_{stg}		–55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to the network ground terminal unless otherwise noted.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltages	VIN	2.375		3.5	V
Voltage	EN, VLDOIN, VOSNS	–0.1		3.5	V
	REFIN	0.5		1.8	
	PGOOD, VO	–0.1		3.5	
	REFOUT	–0.1		1.8	
	PGND	–0.1		0.1	
Operating junction temperature, T_J		–55		125	°C

6.4 Thermal Information

THERMAL METRIC (1)		TPS51200-EP DRC (VSON) 10 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	84.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	30	°C/W
ψ_{JT}	Junction-to-top characterization parameter	5.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	30.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	10.9	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics

Over recommended junction temperature range, V_{VIN} = 3.3 V, V_{VLDOIN} = 1.8 V, V_{REFIN} = 0.9 V, V_{VOSNS} = 0.9 V, V_{EN} = V_{VIN}, C_{OUT} = 3 × 10 µF and circuit shown in (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{IN}	Supply current	T_J = 25 °C, V_{EN} = 3.3 V, no load		0.7	1	mA
$I_{IN(SDN)}$	Shutdown current	T_J = 25 °C, V_{EN} = 0 V, V_{REFIN} = 0, no load		65	80	µA
		T_J = 25 °C, V_{EN} = 0 V, V_{REFIN} > 0.4 V, no load		200	400	
I_{LDOIN}	Supply current of VLDOIN	T_J = 25 °C, V_{EN} = 3.3 V, no load		1	50	µA
$I_{LDOIN(SDN)}$	Shutdown current of VLDOIN	T_J = 25 °C, V_{EN} = 0 V, no load		0.1	50	µA
INPUT CURRENT						
I_{REFIN}	Input current, REFIN	V_{EN} = 3.3 V			1	µA
VO OUTPUT						
V_{VOSNS}	Output DC voltage, VO	V_{REFOUT} = 1.25 V (DDR1), I_O = 0 A		1.25		V
			–15		15	mV
		V_{REFOUT} = 0.9 V (DDR2), I_O = 0 A		0.9		V
			–15		15	mV
		V_{LDOIN} = 1.5 V, V_{REFOUT} = 0.75 V (DDR3), I_O = 0 A		0.75		V
			–15		15	mV
V_{VOTOL}	Output voltage tolerance to REFOUT	–2 A < I_{VO} < 2 A	–25		25	mV
I_{VOSRCL}	VO source current Limit	With reference to REFOUT, V_{OSNS} = 90% × V_{REFOUT}	3		4.5	A
I_{VOSNCL}	VO sink current Limit	With reference to REFOUT, V_{OSNS} = 110% × V_{REFOUT}	3.5		5.5	A
I_{DSCHRG}	Discharge current, VO	V_{REFIN} = 0 V, V_{VO} = 0.3 V, V_{EN} = 0 V, T_J = 25°C		18	25	Ω
POWERGOOD COMPARATOR						
$V_{TH(PG)}$	VO PGOOD threshold	PGOOD window lower threshold with respect to REFOUT	–23.5%	–20%	–17.5%	
		PGOOD window upper threshold with respect to REFOUT	17.5%	20%	23.5%	
		PGOOD hysteresis		5%		
$t_{PGSTUPDLY}$	PGOOD start-up delay	Start-up rising edge, VOSNS within 15% of REFOUT		2		ms
$V_{PGOODLOW}$	Output low voltage	I_{SINK} = 4 mA			0.4	V
$t_{PBADDLY}$	PGOOD bad delay	VOSNS is outside of the ±20% PGOOD window		10		µs
$I_{PGOODLK}$	Leakage current(1)	V_{OSNS} = V_{REFIN} (PGOOD high impedance), V_{PGOOD} = V_{VIN} + 0.2 V			1	µA
REFIN AND REFOUT						
V_{REFIN}	REFIN voltage range		0.5		1.8	V
$V_{REFINUVLO}$	REFIN undervoltage lockout	REFIN rising	360	390	420	mV
$V_{REFINUVHYS}$	REFIN undervoltage lockout hysteresis			20		mV
V_{REFOUT}	REFOUT voltage			REFIN		V
$V_{REFOUTTOL}$	REFOUT voltage tolerance to V_{REFIN}	–10 mA < I_{REFOUT} < 10 mA, V_{REFIN} = 1.25 V	–15		15	mV
		–10 mA < I_{REFOUT} < 10 mA, V_{VREFIN} = 0.9 V	–15		15	
		–10 mA < I_{REFOUT} < 10 mA, V_{REFIN} = 0.75 V	–15		15	
		–10 mA < I_{REFOUT} < 10 mA, V_{REFIN} = 0.6 V	–15		15	
$I_{REFOUTSRCL}$	REFOUT source current limit	V_{REFOUT} = 0 V	10	40		mA
$I_{REFOUTSNCL}$	REFOUT sink current limit	V_{REFOUT} = 0 V	10	40		mA

(1) Ensured by design. Not production tested.

Electrical Characteristics (continued)

Over recommended junction temperature range, V_{VIN} = 3.3 V, V_{VLDOIN} = 1.8 V, V_{REFIN} = 0.9 V, V_{VOSNS} = 0.9 V, V_{EN} = V_{VIN}, C_{OUT} = 3 × 10 µF and circuit shown in (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVLO AND EN LOGIC THRESHOLD						
$V_{VINUVVIN}$	UVLO threshold	Wake up, T_J = 25°C	2.2	2.3	2.375	V
		Hysteresis		50		mV
V_{ENIH}	High-level input voltage	Enable	1.7			V
V_{ENIL}	Low-level input voltage	Enable			0.3	V
V_{ENYST}	Hysteresis voltage	Enable		0.5		V
I_{ENLEAK}	Logic input leakage current	EN, T_J = 25°C	–1		1	µA
THERMAL SHUTDOWN						
T_{SON}	Thermal shutdown threshold(1)	Shutdown temperature		150		°C
		Hysteresis		25		



(1) Electromigration fail mode = time at temperature with bias.

(2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

(3) The predicted operating lifetime versus junction temperature is based on reliability modeling and available qualification data.

Figure 1. Predicted Lifetime Derating Chart for TPS51200-EP

6.6 Typical Characteristics

3 × 10-µF MLCCs (0805) are used on the output.



V_{VIN} = 3.3 V DDR

Figure 2. Load Regulation



V_{VIN} = 3.3 V DDR2

Figure 3. Load Regulation



V_{VIN} = 3.3 V DDR3

Figure 4. Load Regulation



V_{VIN} = 3.3 V LP DDR3 or DDR4

Figure 5. Load Regulation



V_{VIN} = 2.5 V DDR

Figure 6. Load Regulation



V_{VIN} = 2.5 V DDR2

Figure 7. Load Regulation

Typical Characteristics (continued)

3 × 10-µF MLCCs (0805) are used on the output.



V_{VIN} = 2.5 V DDR3

Figure 8. Load Regulation



V_{VIN} = 2.5 V LP DDR3 or DDR4

Figure 9. Load Regulation



DDR

Figure 10. REFOUT Load Regulation



DDR2

Figure 11. REFOUT Load Regulation



DDR3

Figure 12. REFOUT Load Regulation



LP DDR3 or DDR4

Figure 13. REFOUT Load Regulation

Typical Characteristics (continued)

3 × 10-µF MLCCs (0805) are used on the output.



Figure 14. DROPOUT Voltage vs Output Current



Figure 15. Bode Plot



Figure 16. Bode Plot

7 Detailed Description

7.1 Overview

The TPS51200-EP device is a sink and source double data rate (DDR) termination regulator specifically designed for low-input voltage, low-cost, low-noise systems where space is a key consideration.

The device maintains a fast transient response and only requires a minimum output capacitance of 20 μF. The device supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, Low-Power DDR3, and DDR4 VTT bus termination.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Sink and Source Regulator (VO Pin)

The TPS51200-EP is a sink and source tracking termination regulator specifically designed for low-input voltage, low-cost, and low-external component count systems where space is a key application parameter. The device integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, connect a remote sensing terminal, VOSNS, to the positive terminal of each output capacitor as a separate trace from the high-current path from VO.

7.3.2 Reference Input (REFIN Pin)

The output voltage, VO, is regulated to REFOUT. When REFIN is configured for standard DDR termination applications, REFIN can be set by an external equivalent ratio voltage divider connected to the memory supply bus (VDDQ). The TPS51200-EP device supports REFIN voltages from 0.5 V to 1.8 V, making it versatile and ideal for many types of low-power LDO applications.

Feature Description (continued)

7.3.3 Reference Output (REFOUT Pin)

When it is configured for DDR termination applications, REFOUT generates the DDR VTT reference voltage for the memory application. It is capable of supporting both a sourcing and sinking load of 10 mA. REFOUT becomes active when REFIN voltage rises to 0.39 V and VIN is above the UVLO threshold. When REFOUT is less than 0.375 V, it is disabled and subsequently discharges to GND through an internal 10-kΩ MOSFET. REFOUT is independent of the EN pin state.

7.3.4 Soft-Start Sequencing

A current clamp implements the soft-start function of the VO pin. The current clamp allows the output capacitors to be charged with low and constant current, providing a linear ramp-up of the output voltage. When VO is outside of the powergood (PGOOD) window, the current clamp level is one-half of the full overcurrent limit (OCL) level. When VO rises or falls within the PGOOD window, the current clamp level switches to the full OCL level. The soft-start function is completely symmetrical and the overcurrent limit works for both directions. The soft-start function works not only from GND to the REFOUT voltage, but also from VLDOIN to the REFOUT voltage.

7.3.5 Enable Control (EN Pin)

When EN is driven high, the VO regulator begins normal operation. When the device drives EN low, VO discharges to GND through an internal 18-Ω MOSFET. REFOUT remains on when the device drives EN low. Ensure that the EN pin voltage remains lower than or equal to V_{VIN} at all times.

7.3.6 Powergood Function (PGOOD Pin)

The TPS51200-EP device provides an open-drain PGOOD output that goes high when the VO output is within ±20% of REFOUT. PGOOD de-asserts within 10 μs after the output exceeds the size of the PGOOD window. During initial VO start-up, PGOOD asserts high 2 ms (typ) after the VO enters PGOOD window. Because PGOOD is an open-drain output, a pull-up resistor with a value between 1 kΩ and 100 kΩ, placed between PGOOD and a stable active supply voltage rail, is required.

7.3.7 Current Protection (VO Pin)

The LDO has a constant overcurrent limit (OCL). The OCL level reduces by one-half when the output voltage is not within the PGOOD window. This reduction is a non-latch protection.

7.3.8 UVLO Protection (VIN Pin)

For VIN undervoltage lockout (UVLO) protection, the TPS51200-EP monitors VIN voltage. When the VIN voltage is lower than the UVLO threshold voltage, both the VO and REFOUT regulators are powered off. This shutdown is a non-latch protection.

7.3.9 Thermal Shutdown

The TPS51200-EP monitors junction temperature. If the device junction temperature exceeds the threshold value, (typically 150°C), the VO and REFOUT regulators both shut off, discharged by the internal discharge MOSFETs. This shutdown is a non-latch protection.

7.3.10 Tracking Start-up and Shutdown

The TPS51200-EP also supports tracking start-up and shutdown when the EN pin is tied directly to the system bus and not used to turn on or turn off the device. During tracking start-up, VO follows REFOUT once REFIN voltage is greater than 0.39 V. REFIN follows the rise of VDDQ rail through a voltage divider. The typical soft-start time (t_{SS}) for the VDDQ rail is approximately 3 ms, however it may vary depending on the system configuration. The soft-start time of the VO output no longer depends on the OCL setting, but it is a function of the soft-start time of the VDDQ rail. PGOOD is asserted 2 ms after V_{VO} is within ±20% of REFOUT. During tracking shutdown, the VO pin voltage falls following REFOUT until REFOUT reaches 0.37 V. When REFOUT falls below 0.37 V, the internal discharge MOSFETs turn on and quickly discharge both REFOUT and VO to GND. PGOOD is deasserted once VO is beyond the ±20% range of REFOUT. Figure 18 shows the typical timing diagram for an application that uses tracking start-up and shutdown.

Feature Description (continued)



Figure 17. Typical Timing Diagram for S3 and Pseudo-S5 Support



Figure 18. Typical Timing Diagram of Tracking Start-up and Shutdown

7.4 Device Functional Modes

7.4.1 Low-Input Voltage Applications

TPS51200-EP can be used in an application system that offers either a 2.5-V rail or a 3.3-V rail. If only a 5-V rail is available, consider using the TPS51100 device as an alternative. The TPS51200-EP device has a minimum input voltage requirement of 2.375 V. If a 2.5-V rail is used, ensure that the absolute minimum voltage (both DC and transient) at the device pin is be 2.375 V or greater. The voltage tolerance for a 2.5-V rail input is between –5% and 5% accuracy, or better.

7.4.2 S3 and Pseudo-S5 Support

The TPS51200-EP provides S3 support by an EN function. The EN pin could be connected to an SLP_S3 signal in the end application. Both REFOUT and VO are on when EN = high (S0 state). REFOUT is maintained while VO is turned off and discharged via an internal discharge MOSFET when EN = low (S3 state). When EN = low and the REFIN voltage is less than 0.39 V, TPS51200-EP enters pseudo-S5 state. Both VO and REFOUT outputs are turned off and discharged to GND through internal MOSFETs when pseudo-S5 support is engaged (S4 or S5 state). Figure 17 shows a typical start-up and shutdown timing diagram for an application that uses S3 and pseudo-S5 support.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS51200-EP device is specifically designed to power up the memory termination rail (as shown in Figure 19). The DDR memory termination structure determines the main characteristics of the VTT rail, which is to be able to sink and source current while maintaining acceptable VTT tolerance. See Figure 20 for typical characteristics for a single memory cell.

8.2 Typical VTT DIMM Applications



Figure 19. Typical Application Diagram for DDR3 VTT DIMM Using TPS51200-EP

8.2.1 Design Requirements

Use the information listed in Table 1 as the design parameters.

Table 1. DDR, DDR2, DDR3, and LP DDR3 Termination Technology and Differences

PARAMETER	DDR	DDR2	DR3	LOW-POWER DDR3
FSB data rates	200, 266, 333 and 400 MHz	400, 533, 677 and 800 MHz	800, 1066, 1330 and 1600 MHz	Same as DDR3
Termination	Motherboard termination to VTT for all signals	On-die termination for data group. VTT termination for address, command and control signals.	On-die termination for data group. VTT termination for address, command and control signals.	Same as DDR3
Termination current demand	Max sink and source transient currents of up to 2.6 A to 2.9 A	Not as demanding • Only 34 signals (address, command, control) tied to VTT • ODT handles data signals Less than 1 A of burst current	Not as demanding • Only 34 signals (address, command, control) tied to VTT • ODT handles data signals Less than 1 A of burst current	Same as DDR3
Voltage level	2.5-V core and I/O 1.25-V VTT	1.8-V core and I/O 0.9-V VTT	1.5-V core and I/O 0.75-V VTT	1.2-V core and I/O 0.6-V VTT

8.2.2 Detailed Design Procedure

8.2.2.1 Input Voltage Capacitor

Add a ceramic capacitor, with a value between 1-μF and 4.7-μF, placed close to the VIN pin, to stabilize the bias supply (2.5-V rail or 3.3-V rail) from any parasitic impedance from the supply.

8.2.2.2 VLDO Input Capacitor

Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a 10-μF (or greater) ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at the VO pin. In general, use one-half of the C_{OUT} value for input.

8.2.2.3 Output Capacitor

For stable operation, the total capacitance of the VO output pin must be greater than 20 μF. Attach 3 × 10-μF ceramic capacitors in parallel to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL). If the ESR is greater than 2 mΩ, insert an RC filter between the output and the VOSNS input to achieve loop stability. The RC filter time constant should be almost the same as or slightly lower than the time constant of the output capacitor and its ESR.

8.2.2.4 Output Tolerance Consideration for VTT DIMM Applications

Figure 20 shows the typical characteristics for a single memory cell.



Figure 20. DDR Physical Signal System Bi-Directional SSTL Signaling

In Figure 20, when Q1 is on and Q2 is off:

- Current flows from VDDQ via the termination resistor to VTT
- VTT sinks current

In Figure 20, when Q2 is on and Q1 is off:

- Current flows from VTT via the termination resistor to GND
- VTT sources current

Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the tolerance requirement on VTT. Equation 1 applies to both DC and AC conditions and is based on JEDEC VTT specifications for DDR and DDR2 (JEDEC standard: DDR JESD8-9B May 2002; DDR2 JESD8-15A Sept 2003).

$$V_{VTTREF} - 40\ mV < V_{VTT} < V_{VTTREF} + 40\ mV \quad (1)$$

The specification itself indicates that VTT must keep track of VTTREF for proper signal conditioning.

The TPS51200-EP ensures the regulator output voltage to be as shown in Equation 2, which applies to both DC and AC conditions.

$$V_{VTTREF} - 25\ mV < V_{VTT} < V_{VTTREF} + 25\ mV$$

where

- $-2\ A < I_{VTT} < 2\ A$ (2)

The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to DDR, DDR2, DDR3, Low Power DDR3, and DDR4 applications (see Table 1 for detailed information). To meet the stability requirement, a minimum output capacitance of 20 μF is needed. Considering the actual tolerance on the MLCC capacitors, 3 × 10-μF ceramic capacitors sufficiently meet the VTT accuracy requirement.

The TPS51200-EP device uses transconductance (g_M) to drive the LDO. The transconductance and output current of the device determine the voltage droop between the reference input and the output regulator. The typical transconductance level is 250 S at 2 A and changes with respect to the load in order to conserve the quiescent current (that is, the transconductance is very low at no load condition). The (g_M) LDO regulator is a single pole system. Only the output capacitance determines the unity gain bandwidth for the voltage loop, as a result of the bandwidth nature of the transconductance (see Equation 3).

$$f_{UGBW} = \frac{g_M}{2 \times \pi \times C_{OUT}} \quad (3)$$

where

- f_{UGBW} is the unity gain bandwidth
- g_M is transconductance
- C_{OUT} is the output capacitance

Consider these two limitations to this type of regulator that come from the output bulk capacitor requirement. In order to maintain stability, the zero location contributed by the ESR of the output capacitors must be greater than the –3-dB point of the current loop. This constraint means that higher ESR capacitors should not be used in the design. In addition, the impedance characteristics of the ceramic capacitor should be well understood in order to prevent the gain peaking effect around the transconductance (g_M) –3-dB point because of the large ESL, the output capacitor, and the parasitic inductance of the VO pin voltage trace.

8.2.3 Application Curves

Figure 21 shows the bode plot simulation for this DDR3 design example of the TPS51200-EP device.

The unity-gain bandwidth is approximately 1 MHz and the phase margin is 52°. When the 0-dB level is crossed, the gain peaks because of the ESL effect. However, the peaking maintains a level well below 0 dB.

Figure 22 shows the load regulation and Figure 23 shows the transient response for a typical DDR3 configuration. When the regulator is subjected to ±1.5-A load step and release, the output voltage measurement shows no difference between the DC and AC conditions.



V_{IN} = 3.3 V
I_{IO} = 2 A

V_{VLDOIN} = 1.5 V
3 × 10-µF capacitors

V_{VO} = 0.75 V
ESR = 2.5 mΩ
ESL = 800 pH

Figure 21. DDR3 Design Example Bode Plot



V_{VIN} = 3.3 V

DDR3

Figure 22. Load Regulation



Figure 23. Transient Waveform

8.3 System Examples

8.3.1 3.3-V_{IN}, DDR2 Configuration

This design example describes a 3.3-V_{IN}, DDR2 configuration application.



Figure 24. 3.3-V_{IN}, DDR2 Configuration

Table 2. 3.3-V_{IN}, DDR2 Configuration List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 µF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 µF		
C6		4.7 µF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 µF, 6.3 V	GRM21BR70J106KE76L	Murata

8.3.2 2.5-V_{IN}, DDR3 Configuration

This design example describes a 2.5-V_{IN}, DDR3 configuration application.



Figure 25. 2.5-V_{IN}, DDR3 Configuration

Table 3. 2.5-V_{IN}, DDR3 Configuration List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 µF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 µF		
C6		4.7 µF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 µF, 6.3 V	GRM21BR70J106KE76L	Murata

8.3.3 3.3-V_{IN}, LP DDR3 or DDR4 Configuration

This design example describes a 3.3-V_{IN}, LP DDR3 or DDR4 configuration application.



Figure 26. 3.3-V_{IN}, LP DDR3 or DDR4 Configuration

Table 4. 3.3-V_{IN}, LP DDR3 or DDR4 Configuration List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 µF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 µF		
C6		4.7 µF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 µF, 6.3 V	GRM21BR70J106KE76L	Murata

8.3.4 3.3-V_{IN}, DDR3 Tracking Configuration

This design example describes a 3.3-V_{IN}, DDR3 tracking configuration application.



Figure 27. 3.3-V_{IN}, DDR3 Tracking Configuration

Table 5. 3.3-V_{IN}, DDR3 Tracking Configuration List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 µF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 µF		
C6		4.7 µF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 µF, 6.3 V	GRM21BR70J106KE76L	Murata

8.3.5 3.3-V_{IN}, LDO Configuration

This design example describes a 3.3-V_{IN}, LDO configuration application.



Figure 28. 3.3-V_{IN}, LDO Configuration

Table 6. 3.3-V_{IN}, LDO Configuration List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1	Resistor	3.86 kΩ		
R2		10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 µF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 µF		
C6		4.7 µF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 µF, 6.3 V	GRM21BR70J106KE76L	Murata

8.3.6 3.3-V_{IN}, DDR3 Configuration with LFP

This design example describes a 3.3-V_{IN}, DDR3 configuration with LFP application.



Figure 29. 3.3-V_{IN}, DDR3 Configuration with LFP

Table 7. 3.3-V_{IN}, DDR3 Configuration with LFP List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
R4(1)				
C1, C2, C3	Capacitor	10 µF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 µF		
C6		4.7 µF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 µF, 6.3 V	GRM21BR70J106KE76L	Murata
C9(1)				

(1) Choose values for R4 and C9 to reduce the parasitic effect of the trace (between VO and the output MLCCs) and the output capacitors (ESR and ESL).

9 Power Supply Recommendations

The TPS51200-EP device is designed to operate from an input bias voltage from 2.375 V to 3.5 V, with LDO input from 1.1 V to 3.5 V. Refer to Figure 17 and Figure 18 for recommended power-up sequence. Maintain an EN voltage equal or lower than V_{VIN} at all times. VLDOIN can ramp up earlier than VIN if the sequence in Figure 17 and Figure 18 cannot be used. The input supplies should be well regulated. VLDOIN decoupling capacitance
of 2 × 10 µF is recommended, and VIN decoupling capacitance of 1 × 4.7 µF is recommended.

10 Layout

10.1 Layout Guidelines

Consider the following points before starting the TPS51200-EP device layout design.

- The input bypass capacitor for VLDOIN should be placed as close as possible to the pin with short and wide connections.
- The output capacitor for VO should be placed close to the pin with short and wide connection in order to avoid additional ESR and/or ESL trace inductance.
- Connect VOSNS to the positive node of each VO output capacitor as a separate trace from the high-current power line. This configuration is strongly recommended to avoid additional ESR and/or ESL. If sensing the voltage at the point of the load is required, attach each output capacitor at that point. This layout design minimizes any additional ESR and/or ESL of ground trace between the GND pin and each output capacitor.
- Consider adding low-pass filter at VOSNS if the ESR of any VO output capacitor is larger than 2 mΩ.
- REFIN can be connected separately from VLDOIN. Remember that this sensing potential is the reference voltage of REFOUT. Avoid any noise-generating lines.
- Tie the negative node of each VO output capacitor to the REFOUT capacitor by avoiding common impedance to the high current path of the VO source and sink current.
- The GND and PGND pins should be connected to the thermal land underneath the die pad with multiple vias connecting to the internal system ground planes (for better result, use at least two internal ground planes). Use as many vias as possible to reduce the impedance between PGND or GND and the system ground plane. Also, place bulk capacitors close to the DIMM load point, route the VOSNS to the DIMM load sense point.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the thermal pad. The wide traces of the component and the side copper connected to the thermal land pad help to dissipate heat. Connected the numerous vias that are 0.33 mm in diameter from the thermal land to any internal and solder-side ground plane to increase dissipation.
- Consult the TPS51200-EP-EVM User's Guide (SLUU323) for detailed layout recommendations.

10.2 Layout Example



Figure 30. Layout Recommendation

10.3 Thermal Design Considerations

Because the TPS51200-EP is a linear regulator, the VO current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the voltage difference shown in Equation 4 calculates the power dissipation.

$$P_{D\_SRC} = (V_{VLDOIN} - V_{VO}) \times I_{O\_SRC} \quad (4)$$

In this case, if the VLDOIN pin is connected to an alternative power supply lower than the V_{DDQ} voltage, overall power loss can be reduced. During the sink phase, the device applies the VO voltage across the internal LDO regulator. Equation 5 calculates the power dissipation, P_{D_SNK}.

$$P_{D\_SNK} = V_{VO} \times I_{SNK} \quad (5)$$

Because the device does not sink and source current at the same time and the I/O current may vary rapidly with time, the actual power dissipation should be the time average of the above dissipations over the thermal relaxation duration of the system. The current used for the internal current control circuitry from the VIN supply and the VLDOIN supply are other sources of power consumption. This power can be estimated as 5 mW or less during normal operating conditions and must be effectively dissipated from the package.

Thermal Design Considerations (continued)

Maximum power dissipation allowed by the package is calculated by Equation 6.

$$P_{PKG} = \frac{T_{J(max)} - T_{A(max)}}{\theta_{JA}} \quad (6)$$

where

- $T_{J(max)}$ is 125°C.
- $T_{A(max)}$ is the maximum ambient temperature in the system.
- θ_{JA} is the thermal resistance from junction to ambient.

NOTE

Because Equation 6 demonstrates the effects of heat spreading in the ground plane, use it as a guideline only. Do not use Equation 6 to estimate actual thermal performance in real application environments.

In an application where the device is mounted on PCB, TI strongly recommends using ψ_{JT} and ψ_{JB}, as explained in the section pertaining to estimating junction temperature in the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953. Using the thermal metrics ψ_{JT} and ψ_{JB}, as shown in the *Thermal Information* table, estimate the junction temperature with corresponding formulas shown in Equation 7. The older θ_{JC} top parameter specification is listed as well for the convenience of backward compatibility.

$$T_J = T_T + \Psi_{JT} \times P_D \quad (7)$$

$$T_J = T_B + \Psi_{JB} \times P_D \quad (8)$$

where

- P_D is the power dissipation shown in Equation 4 and Equation 5.
- T_T is the temperature at the center-top of the IC package.
- T_B is the PCB temperature measured 1-mm away from the thermal pad package on the PCB surface (see Figure 32).

NOTE

Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer). For more information about measuring T_T and T_B, see the application report *Using New Thermal Metrics* (SBVA025).



Figure 31. Recommended Land Pad Pattern



Figure 32. Package Thermal Measurement

11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 开发支持

11.1.2.1 评估模块

评估模块 (EVM) 可与 TPS51200-EP 器件配套使用，协助评估电路初始性能。TPS51200-EPEVM 评估模块及相关用户指南（文献编号：SLUU323）可在德州仪器 (TI) 网站的产品文件夹下或直接从 TI eStore 获取。

11.1.2.2 Spice 模型

分析模拟电路和系统的性能时，使用 SPICE 模型对电路性能进行计算机仿真非常有用。点击此处可获取 TPS51200-EP 的 SPICE 模型。

11.2 文档支持

11.2.1 相关文档

- *《使用新的热指标》*，SBVA025
- *《半导体和 IC 封装热指标》*，SPRA953
- *《使用 TPS51200-EP EVM 灌/拉电流 DDR 终端稳压器》*，SLUU323
- 有关 TPS51100 器件的更多信息，请参见 ti.com 上的产品文件夹。

11.3 接收文档更新通知

如需接收文档更新通知，请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的*提醒我* (Alert me) 注册后，即可每周定期收到已更改的产品信息。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community ***TI's Engineer-to-Engineer (E2E) Community.*** Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support ***TI's Design Support*** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.7 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要求，TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址： 上海市浦东新区世纪大道1568 号，中建大厦32 楼邮政编码： 200122

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51200MDRCTEP	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	1200M	Samples
V62/16610-01XE	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-55 to 125	1200M	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

GENERIC PACKAGE VIEW

DRC 10

VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226193/A

DRC0010J

PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122