











## SN65DPHY440SS, SN75DPHY440SS

ZHCSES3C -MARCH 2016-REVISED AUGUST 2019

# SNx5DPHY440SS CSI-2/DSI DPHY 重计时器


# 1 特性

- 符合 MIPI DPHY 1.1 规范
- 实现低成本电缆解决方案
- 在 1.5Gbps 速率时最多支持 4 条通道
  - CSI-2/DSI 时钟频率范围为 100MHz 至 750MHz
- 关断状态下的功耗低于 mW
- 支持 MIPI DSI 双向 LP 模式
- 支持 ULPS 和 LP 功耗状态
- 可调输出电压摆幅
- 可选 TX 预加重电平
- 可调 Rx EQ 以补偿 ISI 损耗
- 可配置边沿速率控制
- 动态数据和时钟偏移补偿
- 具有 3kV ESD HBM 保护功能
- 工业温度范围: -40℃ 至 85℃ (SN65DPHY440SS)
- 商业级温度范围: 0°C 至 70°C (SN75DPHY440SS)
- 由 1.8V 单电源供电

### 2 应用

- 笔记本电脑
- 翻盖结构
- 平板电脑
- 摄像机

#### 简化原理图



### 3 说明

DPHY440 是一款 1 至 4 通道时钟 MIPI DPHY 重定时器,用于重新生成 DPHY 信令。该器件符合 MIPI DPHY 1.1 标准,可在高达 1.5Gbps 的数据速率下应用于 MIPI CSI-2 或 MIPI DSI 应用。

该器件会补偿 PCB、连接器和电缆相关频率损耗和开关相关损耗,以在 CSI2/DSI 源设备和接收设备之间提供最佳 DP 电气性能。DPHY440 的 DPHY 输入端具有可配置的均衡器。

输出引脚会自动补偿在器件输入端口上接收的时钟和数据间的不一致偏移。DPHY440输出电压摆幅和边沿速率可分别通过更改 VSADJ\_CFG0 引脚和 ERC 引脚的状态进行调节。

DPHY440 针对移动 应用进行了优化,并且在 DPHY 链路接口上装有活动检测电路,以便在检测到 ULPS 和 LP 状态时切换到低功耗模式。

SN65DPHY440SS 在 -40°C 至 85°C 的工业级温度范围内额定运行,而 SN75DPHY440SS 在 0°C 至 70°C 的商业级温度范围内额定运行。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
SN65DPHY440SS SN75DPHY440SS	WQFN (28)	3.50mm x 5.50mm

(1) 要了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 典型应用





		目录	
1	特性	1	7.3 Feature Description 1
2	应用	1	7.4 Device Functional Modes1
3	说明	1	7.5 Register Maps1
4	修订历史记录		8 Application and Implementation 2
5	Pin Configuration and Functions		8.1 Application Information,2
6	Specifications		8.2 Typical Application, CSI-2 Implementations 2
•	6.1 Absolute Maximum Ratings		9 Power Supply Recommendations 25
	6.2 ESD Ratings		10 Layout 26
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines20
	6.4 Thermal Information		10.2 Layout Example2
	6.5 Electrical Characteristics, Power Supply	7	11 器件和文档支持
	6.6 Electrical Characteristics	7	11.1 相关链接2
	6.7 Timing Requirements	8	11.2 社区资源2
	6.8 Switching Characteristics	9	11.3 商标2
	6.9 Typical Characteristics 1		11.4 静电放电警告2
7	Detailed Description 1	1	11.5 Glossary
	7.1 Overview 1		12 机械、封装和可订购信息2
	7.2 Functional Block Diagram	1	

# 4 修订历史记录

Cr	nanges from Revision B (August 2017) to Revision C
•	Changed F <sub>(BR)</sub> MAX value From: 1 Gbps To: 1.5 Gbps in the <i>Switching Characteristics</i> table
Cł	nanges from Revision A (April 2016) to Revision B Page
•	将特性 从"CSI-2/DSI 时钟频率范围为 100MHz 至 500MHz"更改为"CSI-2/DSI 时钟频率范围为 100MHz 至 750MHz" 1
•	更改了 <i>说明</i> 部分的文本,将"高达 1Gbps 的数据速率下的 MIPI DSI 应用。" 更改为"高达 1.5Gbps 的数据速率下的 MIPI DSI 应用。"
•	Changed $V_{IH} = 4$ dB To: $V_{IH} = 5$ dB in the <i>Pin Functions</i> table
•	Added a Test Condition of EQ is at 750 MHz to V <sub>(RXEQ1)</sub> n the <i>Electrical Characteristics</i> table
•	Changed V <sub>(RXEQ2)</sub> TYP value From: 4 dB To: 5 dB in the <i>Electrical Characteristics</i> table
•	Changed the MIPI DPHY HS Interface section in the Timing Requirements table
•	Changed F <sub>(HSCLK)</sub> From 500 µsMHz To: 750 MHz in the <i>Switching Characteristics</i> table
•	Changed F <sub>(DESKEW)</sub> from 500 MHz To: 750 MHz.
•	Changed t <sub>R</sub> and t <sub>F</sub> Datarate Test Conditions and values
•	Changed text From: application at datarates of up to 1 Gbps To: application at datarates of up to 1.5 Gbps in the Overview section
•	Changed Table 1
•	Changed 11 – 4 dB To: 11 – 5 dB for RXEQ_CLK in Table 8
•	Changed 11 – 4 dB To: 11 – 5 dB for RXEQ_DATA in Table 8
•	Changed From: Data Rate To: Data Rate (200 Mbps to 1.5 Gbps) in Table 15






C	hanges from Original (March 2016) to Revision A	Page
•	将特性从"具有 3kV ESD HBM 保护功能"更改为"具有 2kV ESD HBM 保护功能"	
•	Changed From: (approx. 100K) To: (100K) in the Pin Functions table for pins 13 and 14	
•	Changed From: (approx. 100K) To: (100K) in the Pin Functions table for pins 26, 27, and 28	{
•	Changed ESD Ratings values. HBM From: ±2000 To: ±3000, and CDM Form: ±500 To: ±1000	(
•	Changed V <sub>(RXEQ2)</sub> TYP value From: 5 dB To: 4 dB in the <i>Electrical Characteristics</i> table	7
•	Added MIN and MAX values to $ V_{OD(VD0)} $ , $ V_{OD(VD1)} $ , and $ V_{OD(VD2)} $ in the <i>Electrical Characteristics</i> table	7
•	Deleted rows Z <sub>OS</sub> and ΔZ <sub>OS</sub> from the <i>Electrical Characteristics</i> table	8
•	Updated the MIPI DPHY LP Transmitter Interface section of the Switching Characteristics table	9
•	Changed 5 dB to 4 dB in HS Receive Equalization and Table 1	12
•	Changed 11 – 4 dB To: 11 – 5 dB in Table 8	17



# 5 Pin Configuration and Functions



### **Pin Functions**

PIN	I/O INTERNAL DESCRIPTION		DESCRIPTION	
NAME	NO.	- 1/0	PULLUP/PULLDOWN	DESCRIPTION
DA0P	1	100-Ω Differential		CSI-2/DSI Lane 0 Differential positive Input. Supports DSI LP Backchannel. If unused, this pin should be tied to GND.
DAON	2	Input		CSI-2/DSI Lane 0 Differential negative Input. Supports DSI LP Backchannel. If unused, this pin should be tied to GND.
DA1P	3	100-Ω Differential		CSI-2/DSI Lane 1 Differential positive Input. If unused, this pin should be tied to GND.
DA1N	4	Input (Failsafe)		CSI-2/DSI Lane 1 Differential negative input. If unused, this pin should be tied to GND.
DACP	5	100-Ω		CSI-2/DSI Differential Clock positive Input
DACN	6	Differential Input (Failsafe)		CSI-2/DSI Differential Clock negative Input
DA2P	7	100-Ω Differential		CSI-2/DSI Lane 2 Differential positive Input. If unused, this pin should be tied to GND.
DA2N	8	Input (Failsafe)		CSI-2/DSI Lane 2 Differential negative Input. If unused, this pin should be tied to GND.
DA3P	9	100-Ω Differential		CSI-2/DSI Lane 3 Differential positive Input. If unused, this pin should be tied to GND.
DA3N	10	Input (Failsafe)		CSI-2/DSI Lane 3 Differential negative Input. If unused, this pin should be tied to GND.
VCC	11	Power		1.8V (±10%) Supply.
VREG_OUT	12	Power		1.2 V Regulator Output. Requires a 0.1 µF capacitor to GND.
EQ/SCL	13	I/O (3-level)	PU (100K) PD (100K)	RX Equalization Select. Pin state sampled on rising edge of RSTN. This pin also functions as I2C SCL pin. $V_{IL}=0~\text{dB} \\ V_{IM}=2.5~\text{dB} \\ V_{IH}=5~\text{dB}$
ERC/SDA	14	I/O (3-level)	PU (100K) PD (100K)	Edge Rate Control for DB[4:0]P/N High speed transmitter rise and fall time. Pin state sampled on rising edge of RSTN. This pin also functions as I2C SDA pin. $V_{\rm IL} = 200 \ \rm ps \ typical$ $V_{\rm IM} = 150 \ \rm ps \ typical$ $V_{\rm IH} = 250 \ \rm ps \ typical$



# Pin Functions (continued)

PI	N		INTERNAL	
NAME	NO.	I/O	PULLUP/PULLDOWN	DESCRIPTION
DB3N	15	100-Ω Differential		CSI-2/DSI Lane 3 Differential negative Output. If unused, this pin should be left unconnected.
DB3P	16	Output		CSI-2/DSI Lane 3 Differential positive Output. If unused, this pin should be left unconnected.
DB2N	17	100-Ω Differential		CSI-2/DSI Lane 2 Differential negative Output. If unused, this pin should be left unconnected.
DB2P	18	Output		CSI-2/DSI Lane 2 Differential positive Output. If unused, this pin should be left unconnected.
DBCN	19	100-Ω		CSI-2/DSI Differential Clock negative Output
DBCP	20	Differential Output		CSI-2/DSI Differential Clock positive Output
DB1N	21	100-Ω Differential		CSI-2/DSI Lane 1 Differential negative Output. If unused, this pin should be left unconnected.
DB1P	22	Output		CSI-2/DSI Lane 1 Differential positive Output. If unused, this pin should be left unconnected.
DB0N	23	100-Ω Differential		CSI-2/DSI Lane 0 Differential negative Output. Supports DSI LP Back channel. If unused, this pin should be left unconnected.
DB0P	24	Output		CSI-2/DSI Lane 0 Differential positive Output. Supports DSI LP Back channel. If unused, this pin should be left unconnected.
VDD	25	Power		This pin must be connected to the VREG_OUT pin through at least a 10-mil trace and a 0.1 $\mu$ F capacitor to ground.
PRE_CFG1	26	I/O (3-level)	PU (100K) PD (100K)	Controls DPHY TX HS pre-emphasis level and the LP TX rise and fall times. Pin state is sampled on the rising edge of RSTN. $V_{IL}=0~\text{dB} \\ V_{IM}=0~\text{dB} \\ V_{IH}=2.5~\text{dB}$
VSADJ_CFG0	27	l (3-level)	PU (100K) PD (100K)	Controls output voltage swing for DB HS transmitters and the LP TX rise and fall times. Pin state is sampled on the rising edge of RSTN. Refer to Table 3 for details on voltage swing settings based on this pin and PRE_CFG1 sampled state. $V_{IL} = 200 \text{ mV or } 220 \text{ mV based on PRE_CFG1 sampled state.}$ $V_{IM} = 200 \text{ mV typical}$ $V_{IH} = 220 \text{ mV typical}$
RSTN	28	I	PU (300K)	Reset, active low. When low, all internal CSR are reset to default and DPHY440 is placed in low power state.
GND	Thermal pad	GND		Ground.



## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage range	V <sub>CC</sub>	-0.3	2.175	V
	DPHY Lane I/O Differential Voltage	-0.3	1.4	V
Voltage range	RSTN	-0.3	2.175	V
	All other terminals	-0.3	2.175	V
Maximum junction temperature, T <sub>J</sub>			105	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage	1.62	1.8	1.98	V
_	Operating free-air temperature [SN65DPHY440SS]	-40		85	9
IA	Operating free-air temperature [SN75DPHY440SS]	0		70	30

### 6.4 Thermal Information

		SNx5DPHY440SS	
	THERMAL METRIC (1)	RHR (WQFN)	UNIT
		12 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	32.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	12.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	12.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	5.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics, Power Supply

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
PACTIVE1_SS	Power under normal operation for 4 data lanes + clock.	DPHY Lanes at 1 Gbps; V <sub>CC</sub> supply stable, V <sub>CC</sub> = 1.8 V;		150		mW
PACTIVE2_SS	Power under normal operation for 2 data lanes + clock.	DPHY Lanes 1 Gbps; V <sub>CC</sub> supply stable, V <sub>CC</sub> = 1.8 V;		115		mW
PLP11_SS	LP11 Power	All DPHY lanes in LP11; $V_{CC}$ supply stable; $V_{CC} = 1.8 \text{ V}$ ;		14		mW
PRSTN_SS	RSTN Power	RSTN held in asserted state (low); $V_{CC}$ supply stable; $V_{CC} = 1.8 \text{ V}$ ;	· · · · · · · · · · · · · · · · · · ·	0.75		mW

## 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Standard IO (R	STN, ERC, EQ, CFG[1:0])				<u> </u>	
V <sub>IL</sub>	Low-level control signal input voltage				0.2 x V <sub>CC</sub>	V
V <sub>IM</sub>	Mid-level control signal input voltage			V <sub>CC</sub> / 2		V
V <sub>IH</sub>	High-level control signal input voltage		0.8 x V <sub>CC</sub>			V
V <sub>F</sub>	Floating Voltage	V <sub>IN</sub> = High Impedance		V <sub>CC</sub> / 2		V
V <sub>OL</sub>	Low level output voltage (open-drain). ERC (SDA) only	At I <sub>OL</sub> max.			0.2 x V <sub>CC</sub>	V
loL	Low Level Output Current				3	mA
I <sub>IH</sub>	High level input current				±36	μΑ
I <sub>IL</sub>	Low level input current				±36	μΑ
R <sub>PU</sub>	Internal pull-up resistance			100		kΩ
R <sub>PD</sub>	Internal pull-down resistance			100		kΩ
R <sub>(RSTN)</sub>	RSTN control input pullup resistor			300		kΩ
	kage (DA1P/N, DA2P/N, DA3P/N, DACP/N)					
I <sub>lkg</sub>	Input failsafe leakage current	$V_{CC} = 0 \text{ V}; V_{DD} = 0 \text{ V}; \text{MIPI DPHY pulled}$ up to 1.35 V	-65		65	μAV
MIPI DPHY HS	RECIEVER INTERFACE (DA0P/N, DA1P/N	I, DA2P/N, DA3P/N, DACP/N)			-	
V <sub>(CM-RX_DC)</sub>	Differential Input Common-mode voltage HS Receive mode	$V_{(CM-RX)} = (V_{A \times P} + V_{A \times N})/2$	70		330	mV
V <sub>ID</sub>	HS Receiver input differential voltage	$ V_{ID}  =  V_{A \times P} - V_{A \times N} $	70			mV
V <sub>IH(HS)</sub>	Single-ended input high voltage				460	mV
V <sub>IL(HS)</sub>	Single-ended input low voltage		-40			mV
R <sub>(DIFF-HS)</sub>	Differential input impedance		80	100	125	Ω
V <sub>(RXEQ0)</sub>	Rx EQ gain when EQ/SCL pin ≤ V <sub>IL</sub>			0		dB
V <sub>(RXEQ1)</sub>	Rx EQ gain when EQ/SCL pin = V <sub>IM</sub>	At 750 MHz		2.5		dB
V <sub>(RXEQ2)</sub>	Rx EQ gain when EQ/SCL pin ≥ V <sub>IH</sub>	At 750 MHz		5		dB
MIPI DPHY LP	Receiver Interface (DA0P/N, DA1P/N, DA2	P/N, DA3P/N, DACP/N, DB0P/N)				
V <sub>(LPIH)</sub>	LP Logic 1 Input Voltage		880			mV
V <sub>(LPIL)</sub>	LP Logic 0 Input voltage				550	mV
V <sub>(HYST)</sub>	LP Input Hysteresis		25			mV
	Transmitter Interface (DB0P/N, DB1P/N, I	DB2P/N, DB3P/N, DBCP/N)				
V <sub>(CMTX)</sub>	HS Transmit static common-mode voltage	$V_{(CMTX)} = (V_{(BP)} + V_{(BN)}) / 2$	150	200	300	mV
ΔV <sub>(CMTX) (1,0)</sub>	VCMTX mismatch when output is Differential-1 or differential-0.	$\Delta V_{(CMTX) (1,0)} = (V_{(CMTX) (1)} - V_{(CMTX) (0)})/2$			5	mV
V <sub>OD(VD0)</sub>	HS Transmit differential voltage for CFG0 = 2'b00 with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled.	$ V_{OD}  =  V_{(DP)} - V_{(DN)} $	140	180	220	mV
V <sub>OD(VD1)</sub>	HS Transmit differential voltage for CFG0 = V <sub>IM</sub> with TX pre-emphasis disabled or for non-transition bit when TX pre-emphasis is enabled.	$ V_{OD}  =  V_{(DP)} - V_{(DN)}  CFG0 = V_{IM}$	160	200	250	mV



# **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OD(VD2)</sub>	HS Transmit differential voltage for CFG0 = V <sub>IH</sub> with TX pre-emphasis disabled or for non-transition bit when pre-emphasis is enabled	$ V_{OD}  =  V_{(DP)} - V_{(DN)}  \text{ CFG0} \ge V_{IH}$	170	220	270	mV
ΔV <sub>OD</sub>	V <sub>OD</sub> mismatch when output is differential-1 or differential-0.	$\Delta V_{OD} =  \Delta V_{O(D1)}  -  \Delta V_{O(D0)} $			14	mV
V <sub>OH(HS)</sub>	HS Output high voltage for non-transition bit.	CFG0 ≥ V <sub>IH</sub> HS Pre = 2.5 dB			430	mV
V <sub>(PRE1)</sub>	Pre-emphasis Level for HSTX_PRE = 2'b00 Refer to Figure 3	PRE = 20 x LOG (V <sub>OD(TBx)</sub> / V <sub>OD(VDX)</sub> )		1.5		dB
V <sub>(PRE2)</sub>	Pre-emphasis level for HSTX_PRE = 2'b1X. Refer to Figure 3	PRE = 20 x LOG (V <sub>OD(TBx)</sub> / V <sub>OD(VDX)</sub> )		2.5		dB
MIPI DPHY I	P Transmitter Interface (DB0P/N, DB1P/N, D	DB2P/N, DB3P/N, DBCP/N, DA0P/N)	•		•	
V <sub>(LPOH)</sub>	LP Output High Level		1.1	1.2	1.3	V
V <sub>(LPOL)</sub>	LP Output Low Level		-50		50	mV
V <sub>IH(CD)</sub>	LP Logic 1 contention threshold		450			mV
V <sub>IL(CD)</sub>	LP Logc 0 contention threshold				200	mV
Z <sub>O(LP)</sub>	Output Impedance of LP transmitter		110			Ω

# 6.7 Timing Requirements

			MIN	NOM MAX	UNIT
I2C (ERC (S	DA), EQ (SCL))			'	
t <sub>HD;STA</sub>	Hold Time (repeated) START condition. After this period,	the first clock pulse is generated	4		μs
t <sub>LOW</sub>	Low period of SCL clock		4.7		μs
t <sub>HIGH</sub>	High period of SCL clock		4		μs
t <sub>SU;STA</sub>	Setup time for a repeated START condition		4.7		μs
t <sub>HD;DAT</sub>	Data hold time		5		μs
t <sub>SU;DAT</sub>	Data setup time		4		μs
t <sub>SU;STO</sub>	Setup time for STOP condition		4		μs
t <sub>BUF</sub>	Bus free time between a STOP and START condition		4.7		μs
MIPI DPHY I	HS Interface			·	
t <sub>HSPD</sub>	Propagation delay from DA to DB.		4 + 12ns	4 + 40ns	UI
t <sub>DBC_DCYCLE</sub>	DAC to DBC output duty cycle distortion percentage	750 MHz clock with 50%-50% duty cycle at DAC input.	-5	5	%
t <sub>SKEW-TX-1G</sub>	Data to Clock variation from 0.5UI. Refer to Figure 2	Datarate ≤ 1 Gbps	-0.1	0.1	UI
t <sub>SETUP-RX-1G</sub>	Data to Clock setup time. Refer to Figure 2	Datarate ≤ 1 Gbps	0.1		UI
t <sub>HOLD-RX-1G</sub>	Clock to data hold time. Refer to Figure 2	Datarate ≤ 1 Gbps	0.1		UI
t <sub>SKEW-TX-1P5G</sub>	Data to Clock variation from 0.5UI. Refer to Figure 2	Datarate > 1 Gbps	-0.15	0.15	UI
t <sub>SETUP-RX-</sub> 1P5G	Data to Clock setup time. Refer to Figure 2	Datarate > 1 Gbps	0.15		UI
t <sub>HOLD-RX-1P5G</sub>	Clock to data hold time. Refer to Figure 2	Datarate > 1 Gbps	0.15		UI



# 6.8 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP (1)	MAX	UNIT
I2C (ERC (SDA)	), EQ (SCL))					
F <sub>(SCL)</sub>	I2C Clock Freqency				100	kHz
t <sub>F_I2C</sub>	Fall time of both SDA and SCL signals	Load of 350 pF with 2-K pullup			300	ns
t <sub>R_I2C</sub>	Rise Time of both SDA and SCL signals	resistor. Measure at 30% - 70%			1000	ns
DPHY LINK					,	
F <sub>(BR)</sub>	Bit Rate				1.5	Gbps
F <sub>(HSCLK)</sub>	HS Clock Input range		100		750	MHz
F <sub>(DESKEW)</sub>	Automatic Deskew range		220		750	MHz
	Receiver Interface (DA0P/N, DA1P/N, DA2P	/N, DA3P/N, DACP/N)			,	
$\Delta V_{(CMRX\_HF)}$	Common-mode Interface beyond 450 MHz	Z			100	mV
$\Delta V_{(CMRX\_LF)}$	Common-mode interference 50 MHz – 450	) MHz	-50		50	mV
MIPI DPHY HS	Transmitter Interface (DB0P/N, DB1P/N, DE	2P/N, DB3P/N, DBCP/N)			,	
$\Delta V_{(CMRX\_HF)}$	Common-level variations above 450 MHz				5	mVrms
$\Delta V_{(CMRX\_LF)}$	Common-level variation between 50 MHz	– 450 MHz.			25	mVpeak
		Datarate ≤ 1 Gbps			0.3	UI
$t_R$ and $t_F$	20% - 80% rise time and fall time	Datarate > 1 Gbps			0.35	UI
			100			ps
MIPI DPHY LP	Receiver Interface (DA0P/N, DA1P/N, DA2P	/N, DA3P/N, DACP/N, DB0P/N)				
e <sub>SPIKE</sub>	Input Pulse rejection				300	V ps
t <sub>MIN(RX)</sub>	Minimum pulse width response		20			ns
V <sub>(INT)</sub>	Peak interference amplitude				200	mv
F <sub>(INT)</sub>	Interference Frequency		450			Mhz
t <sub>(LP-PULSE-RX)</sub>	Pulse Width of the XOR of DAxP and DAxN	First LP XOR clock pulse after Stop state or last pulse before Stop state.	42			ns
		All other pulses.	22			ns
MIPI DPHY LP	Transmitter Interface (DB0P/N, DB1P/N, DB	2P/N, DB3P/N, DBCP/N, DA0P/N)				
t <sub>REOT</sub>	30% - 85% rise time and fall time	Measured at end of HS transmission.			35	ns
t <sub>(LP-PULSE-TX)</sub>	Pulse Width of the LP XOR clock	First LP XOR clock pulse after Stop state or last pulse before Stop state	40			ns
		All other pulses	20			ns
t <sub>(LP-PER-TX)</sub>	Period of the LP XOR clock					ns
	Slew Rate at C <sub>LOAD</sub> = 70 pF				150	mV/ns
δV/δtsr	Slew Rate at C <sub>LOAD</sub> = 0 pF Falling edge or	30			mV/ns	
	Slew Rate at C <sub>LOAD</sub> = 0 pF Rising edge or	30			mV/ns	
C <sub>LOAD</sub>	Load Capacitance				70	pF

# (1) (1) All typical values are at $V_{CC}$ = 3.3 V, and $T_A$ = 25°C.




Figure 1. I<sup>2</sup>C Timing






Figure 2. DPHY HS RX and TX Timing





Figure 3. DPHY HS TX Pre-emphasis

# 6.9 Typical Characteristics





## 7 Detailed Description

#### 7.1 Overview

The DPHY440SS is a one to four lane and clock MIPI DPHY re-driver that regenerates the DPHY signaling. The device complies with MIPI DPHY 1.1 standard and can be used in either a MIPI CSI-2 or MIPI DSI application at datarates of up to 1.5 Gbps.


The device compensates for PCB, connector, and cable related frequency loss and switching related loss to provide the optimum electrical performance from a CSI2/DSI source to sink. The DPHY440 DPHY inputs feature configurable equalizers.

The output pins will automatically compensate for uneven skew between clock and data lanes. The DPHY440 output swing and edge rate can be adjusted by changing the state of the VSADJ\_CFG0 pin and ERC pin respectively.

The DPHY440 is optimized for mobile applications, and contains activity detection circuitry on the DPHY Link interface that can transition into a lower power mode when in ULPS and LP states.

The device is characterized for an extended operational temperature range from -40°C to 85°C.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



### 7.3 Feature Description

### 7.3.1 HS Receive Equalization

The DPHY440 supports three levels of receive equalization to compensate for ISI loss in the channel. These three levels are 0 dB, 2.5 dB, and 5 dB at 750MHz. The equalization level used by the DPHY440 is determined by the state of the EQ/SCL pin at the rising edge of RSTN. If necessary, the receiver equalization level can also be set through writing to the RXEQ register via the local I2C interface

Table 1. EQ/SCL pin Function

EQ/SCL PIN	HS Rx EQUALIZATION
≤ V <sub>IL</sub>	0 dB
$V_{IM}$	2.1 dB at 500 MHz / 2.5 dB at 750 MHz
≥ V <sub>IH</sub>	4 dB at 500 MHz / 5 dB at 750 MHz

## 7.3.2 HS TX Edge Rate Control

The DPHY440 supports control of the rise and fall time for the DB[3:0]P/N and DBCP/N High Speed (HS) transmitters. Depending on system operating datarate, the HS edge rate may need to be adjusted to help improve EMI performance. The HS edge rate setting is determined through the sampled state of ERC/SDA pin at the rising edge of RSTN. If necessary, the HS edge rate can be adjusted by writing to the HS\_ERC register via the local I2C interface.

Table 2. 8.3.2 HS TX Edge Rate Control

ERC/SDA PIN	HS RISE/FALL TIMES
≤ V <sub>IL</sub>	200 ps typical
V <sub>IM</sub>	150 ps typical
≥ V <sub>IH</sub>	250 ps typical

The DPHY440 also supports edge rate control for the LP interface. The adjustment of LP TX edge rate is determined by the state of the VSADJ\_CFG0 and PRE\_CFG1 pins as depicted in Table 3, but can also be modified by changing LP\_ERC register through the local I2C interface

### 7.3.3 TX Voltage Swing and Pre-Emphasis Control

In some applications, the DPHY440 may be placed at a location in the system where the channel from DPHY440 DB[3:0]P/N interface to the DPHY Sink (CSI-2 or DSI) is extremely long and the DPHY Sink does not have enough receive equalization to compensate for the ISI loss. In this application, the system architect may want to use the DPHY440 TX pre-emphasis feature to compensate for the lack of equalization at the DPHY sink. The DPHY440 provides two levels of pre-emphasis: 0 dB, and 2.5 dB. The TX Pre-emphasis settings is determined through the sampled sate of PRE\_CFG[1:0] pins at the rising edge of RSTN. If necessary, the TX Pre-emphasis settings can be adjusted by writing to the HSTX\_PRE register through the local I2C interface.

This feature must only be used when the HS pre-emphasis bit (transition bit) is attenuated by the channel. Enabling pre-emphasis in a system that has little channel loss (transition bit is not attenuated) may result in negative impact to system performance.



Table 3. HS Voltage Swing, HS Pre-emphasis, LPTX Edge Rate Controls

VSADJ_CFG0	PRE_CFG1	HS TX VOD	HS TX PRE-EMPHASIS	DB[3:0] LP TX RISE/FALL TIME
≤V <sub>IL</sub>	≤V <sub>IL</sub>	200 mV	0 dB	18 ns
V <sub>IM</sub>	≤ V <sub>IL</sub>	200 mV	0 dB	27 ns
≥ V <sub>IH</sub>	≤V <sub>IL</sub>	220 mV	0 dB	18 ns
≤V <sub>IL</sub>	V <sub>IM</sub>	200 mV	0 dB	27 ns
V <sub>IM</sub>	V <sub>IM</sub>	200 mV	0 dB	21 ns
≥ V <sub>IH</sub>	V <sub>IM</sub>	220 mV	0 dB	21 ns
≤V <sub>IL</sub>	≥ V <sub>IH</sub>	220 mV	2.5 dB	27 ns
V <sub>IM</sub>	≥ V <sub>IH</sub>	200 mV	2.5 dB	21 ns
≥ V <sub>IH</sub>	≥ V <sub>IH</sub>	220 mV	2.5 dB	21 ns

## 7.3.4 Dynamic De-skew

The DPHY440 implements a dynamic de-skew feature which will continuously de-skew the HS data received on the DA[3:0]P/N interface and provide a retimed version on the DB[3:0]P/N interface. The retimed version is centered within the DBCP/N clock.




Figure 6. Dynamic De-skew

### **NOTE**

The dynamic de-skew feature is only enabled in HS mode, and causes a 2 clock (4 UI) delay of data while data traverses from DA to DB.



#### 7.4 Device Functional Modes




Figure 7. Functional Modes

#### 7.4.1 Shutdown Mode

The DPHY440 can be placed into a low power consumption state by asserting the RSTN pin low while maintaining a stable  $V_{CC}$  and  $V_{DD}$  power supply. While in the Shutdown state, the DPHY440 drives DB[3:0]P/N and DBCP/N pins to the LP00 state. The DPHY440 ignores all activity on the DA[3:0]P/N and DACP/N pins while in Shutdown mode. The Shutdown mode is exited by de-asserting the RSTN pin high. Upon exiting Shutdown mode, the DPHY440 enters LP Mode operation and pass what is received on the DA interface to the DB interface.


#### 7.4.2 LP Mode

In this mode, the DPHY440 passes LP signals between DA[3:0]P/N and DB[3:0]P/N. The internal terminations for the HS receiver and HS transmitter are disabled when operating in this mode.

The MIPI DSI specification defines bidirectional communication between the host and peripheral. When a response is needed by the peripheral, the response is returned using LP signaling from DB0P/N to DA0P/N. The DPHY440 only supports this communication over lane 0 (DB0P/N to DA0P/N). The remaining lanes cannot be used for LP communications from peripheral to host (reverse direction).

#### 7.4.3 ULPS Mode

The DPHY440 is continuously monitoring the DPHY LP protocol for entry into the ULPS state. Upon entry into the ULPS state, the DPHY440 keeps active the logic necessary for LP signaling (LP rx, LPtx, LP state machine, so forth). All logic needed for HS operation are disabled. This allows for a lower power state than can be achieved when in operating other LP power states.



### 7.4.4 HS Mode

The HS mode is entered when the required sequence of LP signals is detected by the LP state machine. In this mode, the internal termination for both the HS receiver and HS transmitter is enabled and the dynamic de-skew feature is enabled. The DPHY440 remains in this mode until a HS exit is detected by the LP state machine. Upon detecting the HS exit, the DPHY440 immediately transitions to *LP Mode*.



## 7.5 Register Maps

The DPHY440 local I2C interface is enabled when RSTN is input high. Access to the CSR registers is supported during ultra-low power state (ULPS). The EQ/SCL and ERC/SDA terminals are used for I<sup>2</sup>C clock and I<sup>2</sup>C data respectively. The DPHY440 I2C interface conforms to the two-wire serial interface defined by the I<sup>2</sup>C Bus Specification, Version 2.1 (January 2000) and supports up to 100 kHz.

The device address byte is the first byte received following the START condition from the master device. The 7 bit device address for DPHY440 is factory preset to 1101100.

Table 4. DPHY440 I<sup>2</sup>C Target Address Description

Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (W/R)		
1	1	0	1	1	0	0	0/1		
Address Cycle is	Address Cycle is 0xD8 (Write) and 0xD9 (Read)								

The following procedure should be followed to write to the DPHY440 I<sup>2</sup>C registers:

- 1. The master initiates a write operation by generating a start condition (S), followed by the DPHY440 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The DPHY440 acknowledges the address cycle.
- 3. The master presents the sub-address (I<sup>2</sup>C register within DPHY440) to be written, consisting of one byte of data, MSB-first
- 4. The DPHY440 acknowledges the sub-address cycle.
- 5. The master presents the first byte of data to be written to the I<sup>2</sup>C register.
- 6. The DPHY440 acknowledges the byte transfer.
- 7. The master may continue presenting additional bytes of data to be written, with each byte transfer completing with an acknowledge from the DPHY440.
- 8. The master terminates the write operation by generating a stop condition (P).

The following procedure should be followed to read the DPHY440 I<sup>2</sup>C registers:

- 1. The master initiates a read operation by generating a start condition (S), followed by the DPHY440 7-bit address and a one-value "W/R" bit to indicate a read cycle
- 2. The DPHY440 acknowledges the address cycle.
- 3. The DPHY440 transmit the contents of the memory registers MSB-first starting at register 00h or last read sub-address+1. If a write to the DPHY440 I<sup>2</sup>C register occurred prior to the read, then the DPHY440 starts at the sub-address specified in the write.
- 4. The DPHY440 will wait for either an acknowledge (ACK) or a not-acknowledge (NACK) from the master after each byte transfer; the I2C master acknowledges reception of each data byte transfer.
- 5. If an ACK is received, the DPHY440 transmits the next byte of data.
- 6. The master terminates the read operation by generating a stop condition (P).

The following procedure should be followed for setting a starting sub-address for I<sup>2</sup>C reads:

- 1. The master initiates a write operation by generating a start condition (S), followed by the DPHY440 7-bit address and a zero-value "W/R" bit to indicate a write cycle.
- 2. The DPHY440 acknowledges the address cycle.
- The master presents the sub-address (I<sup>2</sup>C register within DPHY440) to be written, consisting of one byte of data. MSB-first.
- 4. The DPHY440 acknowledges the sub-address cycle.
- 5. The master terminates the write operation by generating a stop condition (P).

#### NOTE

If no sub-addressing is included for the read procedure, and reads start at register offset 00h and continue byte by byte through the registers until the I2C master terminates the read operation. If a I<sup>2</sup>C write occurred prior to the read, then the reads start at the sub-address specified by the write.



### 7.5.1 BIT Access Tag Conventions

A table of bit descriptions is typically included for each register description that indicates the bit field name, field description, and the field access tags. The field access tags are described in Table 5.

**Table 5. Tag Conventions** 

ACCESS TAG	NAME	DEFINITION
R	Read	The field may be read by software.
W	Write	The field may be written by software
S	Set	The field may be set by a write of one. Writes of zero to the field have no effect.
С	Clear	The field may be cleared by a write of one. Write of zero to the field have no effect.
U	Update	Hardware may autonomously update this field
N/A	No Access	Not accessible or not applicable

## 7.5.2 Standard CSR Registers (address = 0x000 - 0x07)

Figure 8. Standard CSR Registers (0x000 - 0x07)

7	6	5	4	3	2	1	0	
	DEVICE_ID							
R	R	R	R	R	R	R	R	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 6. Standard CSR Registers (0x000 - 0x07)

Bit	Field	Туре	Reset	Description
7:0	DEVICE_ID	R	0	For the DPHY440 these fields return a string of ASCII characters returning "DPHY100".  Addresses 0x07 - 0x00 = {0x20, 0x30, 0x30, 0x31, 0x59, 0x48, 0x50, 0x44}

## 7.5.3 Standard CSR Register (address = 0x08)

### Figure 9. Standard CSR Register (0x08)

7	6	5	4	3	2	1	0	
	DEVICE_REV							
R	R	R	R	R	R	R	R	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


### Table 7. Standard CSR Register (0x08)

Bit	Field	Туре	Reset	Description
7:0	DEVICE_REV	R	0	Device revision.



## 7.5.4 Standard CSR Register (address = 0x09)

## Figure 10. Standard CSR Register(0x09)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 8. Standard CSR Register (0x09)

Bit	Field	Туре	Reset	Description
7:4	Reserved	R	0	Reserved
3:2	RXEQ_CLK	RW	0	This field selects the EQ level of the DACP/N. The value in this field will match the sampled state of EQ/SCL pin at the rising edge of RSTN. Software can change the value of this field at a later time. $00-0 \text{ dB (EQ/SCL pin} = V_{IL})\\ 01-2.5 \text{ dB (EQ/SCL pin} = V_{IM})\\ 10-\text{Reserved}.\\ 11-5 \text{ dB (EQ/SCL pin} = V_{IH})$
1:0	RXEQ_DATA	RW	0	This field selects the EQ level of the DA[3:0]P/N . The value in this field will match the sampled state of EQ/SCL pin at the rising edge of RSTN. Software can change the value of this field at a later time. $00-0~\text{dB. (EQ/SCL pin}=V_{\text{IL}})\\01-2.5~\text{dB (EQ/SCL pin}=V_{\text{IM}})\\10-\text{Reserved.}\\11-5~\text{dB. (EQ/SCL pin}=V_{\text{IH}})$

## 7.5.5 Standard CSR Register (address = 0x0A)

## Figure 11. Standard CSR Register (0x0A)

7	6	5	4	3	2	1	0
LPTXD	LPTXDA_ERC LPTXDB_ERC		Reserved		HSC_ERC		
RW	RW	RW	RW	R	R	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


### Table 9. Standard CSR Register (0x0A)

	Table of Stallage Continues (Stallage Continues)					
Bit	Field	Туре	Reset	Description		
7:6	LPTXDA_ERC	RW	0	This field controls the edge rate of the DA0P/N LP transmitters. $00-18$ ns at 70 pF (Default) $01-21$ ns at 70 pF $10-15$ ns at 70 pF $11-27$ ns at 70 pF		
5:4	LPTXDB_ERC	RW	0	This field controls the edge rate of the DB[3:0]P/N LP transmitters. The value in this field will be updated by hardware based on the state of the CFG[1:0] pin. Refer to Table 3 for settings based on sampled state of CFG[1:0] Software can change the value of this field at a later time.  00 – 18 ns at 70 pF  10 – 15 ns at 70 pF  11 – 27 ns at 70 pF		
3:2	Reserved	R		Reserved		
1:0	HSC_ERC	RW	0	This field controls the edge rate of the DBCP/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200~\mathrm{ps}~\mathrm{at}~1~\mathrm{Gbps}.~\mathrm{(ERC~pin}=V_{\mathrm{IL}})\\01-150~\mathrm{ps}~\mathrm{at}~1~\mathrm{Gbps}.~\mathrm{(ERC~pin}=V_{\mathrm{IM}})\\10-250~\mathrm{ps}~\mathrm{at}~1~\mathrm{Gbps}.~\mathrm{(ERC~pin}=V_{\mathrm{IH}})\\11-300~\mathrm{ps}~\mathrm{at}~1~\mathrm{Gbps}$		



# 7.5.6 Standard CSR Register (address = 0x0B)

## Figure 12. Standard CSR Register (0x0B)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 10. Standard CSR Register (0x0B)

Bit	Field	Туре	Reset	Description
7:6	HSDB3_ERC	RW	0	This field controls the edge rate of the DB3P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200 \text{ ps at 1 Gbps. (ERC pin}=V_{IL})\\01-150 \text{ ps at 1 Gbps. (ERC pin}=V_{IM})\\10-250 \text{ ps at 1 Gbps. (ERC pin}=V_{IH})\\11-300 \text{ ps at 1 Gbps}$
5:4	HSDB2_ERC	RW	0	This field controls the edge rate of the DB2P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200~ps~at~1~Gbps.~(ERC~pin=V_{IL})\\01-150~ps~at~1~Gbps.~(ERC~pin=V_{IM})\\10-250~ps~at~1~Gbps.~(ERC~pin=V_{IH})\\11-300~ps~at~1~Gbps$
3:2	RHSDB1_ERC	RW	0	This field controls the edge rate of the DB1P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200 \text{ ps at 1 Gbps. (ERC pin}=V_{IL})\\01-150 \text{ ps at 1 Gbps. (ERC pin}=V_{IM})\\10-250 \text{ ps at 1 Gbps. (ERC pin}=V_{IH})\\11-300 \text{ ps at 1 Gbps}$
1:0	HSDB0_ERC	RW	0	This field controls the edge rate of the DB0P/N high speed transmitter. The value of this field will match the sampled state of the ERC pin. Software can change the value of this field at a later time. $00-200 \text{ ps at 1 Gbps. (ERC pin}=V_{IL})\\01-150 \text{ ps at 1 Gbps. (ERC pin}=V_{IM})\\10-250 \text{ ps at 1 Gbps. (ERC pin}=V_{IH})\\11-300 \text{ ps at 1 Gbps}$



## 7.5.7 Standard CSR Register (address = 0x0D)

## Figure 13. Standard CSR Register (0x0D)

7	6	5	4	3	2	1	0
Re	served.	CDB0N_STATUS	CDB0P_STATUS Reserved		CDA0N_STATUS	CDA0P_STATUS	
R	R	R	R	R R		R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 11. Standard CSR Register (0x0D)

Bit	Field	Туре	Reset	Description
7:6	Reserved.	R		Reserved.
5	CDB0N_STATUS	R	0	0 – Contention not detected on DB0N interface.(default) 1 – Contention detected on DB0N interface
4	CDB0P_STATUS	R	0	<ul><li>0 – Contention not detected on DB0P interface.(default)</li><li>1 – Contention detected on DB0P interface</li></ul>
3:2	Reserved	R		Reserved
1	CDA0N_STATUS	R	0	0 – Contention not detected on DA0N interface.(default) 1 – Contention detected on DA0N interface
0	CDA0P_STATUS	R	0	0 – Contention not detected on DA0P interface.(default) 1 – Contention detected on DA0P interface

## 7.5.8 Standard CSR Register (address = 0x0E)

## Figure 14. Standard CSR Register (0x0E)

7	6	5	4	3	2	1	0
Res	Reserved HSTX_VSADJ		Reserved		HSTX_PRE		
R	R	RW	RW	R	R	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


## Table 12. Standard CSR Register (0x0E)

Bit	Field	Туре	Reset	Description
7:6	Reserved	R		Reserved
5:4	HSTX_VSADJ	RWU	0	This field controls the HS TX voltage swing level. The value of this field will match the sampled state of the CFG[1:0] pins. Software can change the value of this field at a later time. $00-180~\text{mV} \\ 01-200~\text{mV}~\text{(CFG0}=\text{V}_{\text{IM}}~\text{or}~\text{(CFG0}=\text{V}_{\text{IL}}~\text{and}~\text{!CFG1}=\text{V}_{\text{IH}})) \\ 1X-220~\text{mV}~\text{(CFG0}=\text{V}_{\text{IH}}~\text{or}~\text{(CFG0}=\text{V}_{\text{IL}}~\text{and}~\text{CFG1}=\text{V}_{\text{IH}}))$
3:2	Reserved	R		Reserved
1:0	HSTX_PRE	RWU	0	This field controls the HS TX pre-emphasis level. The value of this field will match the sampled state of CFG1 pin. Software can change the value of this field at a later time. $00-1.5~\text{dB} \\ 01-0~\text{dB}~\text{(CFG1}=V_{\text{IM}}~\text{or}~V_{\text{IL}}) \\ 1X-2.5~\text{dB}~\text{(CFG1}=V_{\text{IH}})$



## 7.5.9 Standard CSR Register (address = 0x10) [reset = 0xFF]

### Figure 15. Standard CSR Register (0x10)



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

### Table 13. Standard CSR Register (0x10)

Bit	Field	Туре	Reset	Description
7:0	LPTXDA_ERC	RW	0xFF	This field represents the lower 8-bits of the 16-bit BTA_TIMEOUT register. Timer is reset to default state when BTA request is detected and is stopped when BTA is acknowledged. If BTA is not acknowledged before this timer expires, then DPHY440 will terminate BTA operation. This counter operates on the LPTX clock. Defaults to 0xFF.

# 7.5.10 Standard CSR Register (address = 0x11) [reset = 0xFF]

## Figure 16. Standard CSR Register (0x11)

7	6	5	4	3	2	1	0
			BTA_TIM	EOUT_HI			
RW	RW	RW	RW	RW	RW	RW	RW

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

## Table 14. Standard CSR Register (0x11)

Bit	Field	Туре	Reset	Description
7:0	BTA_TIMEOUT_HI	RW	0xFF	This field represents the upper 8-bits of the 16-bit BTA_TIMEOUT register. Timer is reset to default state when BTA request is detected and is stopped when BTA is acknowledged. If BTA is not acknowledged before this timer expires, then DPHY440 will terminate BTA operation. This counter operates on the LPTX clock. Defaults to 0xFF.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information,

The DPHY440 supports up to 4 DSI DPHY lanes and a clock lane. One of the four lanes is used for back channel communications between GPU and DSI panel. DPHY440's lane 0 is the only lane that supports the back channel. For this reason, DPHY440 lane 0 must always be connected to lane 0 of GPU and panel.

Other combinations, like 1 and 3 lane, examples are not shown, but are fully supported by the DPHY440. For all DSI implementations, the polarity must be maintained between the DSI Source and DSI Sink. The DPHY440 does not support polarity inversion.

## 8.2 Typical Application, CSI-2 Implementations

The DPHY440 supports 4 CSI-2 DPHY lanes plus a clock. Unlike DSI, CSI-2 does not have a back channel path. Because of this, there is no requirement on lane ordering. Because there is no lane ordering requirement, there are more combinations which can be implemented. All possible combinations are supported by the DPHY440. For all CSI-2 implementations, the polarity must be maintained between the CSI-2 Source and CSI-2 Sink. The DPHY440 does not support polarity inversion.




Figure 17. CSI-2 Example: Typical SNx5DPHY440SS Placement in the System



## Typical Application, CSI-2 Implementations (continued)




Figure 18. CSI-2 Two Lane Example

## 8.2.1 Design Requirements

Typically, in CSI-2 applications, the system trace length from the Camera (Source) to the DPHY440 device is different from that of the trace length from DPHY440 to the APU (Sink). Consequently, different pre-emphasis and equalization settings are required on the receiver and transmitter side of the device respectively.

For this design example, refer to Figure 17 and Figure 18. Shown is a CSI-2 system implementation in which the DPHY device is placed close to the Sink (APU). Here, the input trace length is about 12 inch while the output trace length is just 1 inch. The input signal characteristics assumed are shown in Table 15.

**Table 15. Design Parameters** 

PARAMETER	VALUE		
Data Rate (200 Mbps to 1.5 Gbps)	1 Gbps		
Input trace length	12 inch		
Output trace length	1 inch		
Trace width	10 mils		



### 8.2.2 Detailed Design Procedure

The typical example describes how to configure the VSADJ, PRE, EQ and ERC configuration pins of the DPHY440 device based on the board trace length between the Source (Camera) and DPHY440 and the DPHY440 and Sink (APU). Actual configuration settings might differ due to additional factors such as board layout, and connectors used in the signal path.

Though the data rate in this example is 1 Gbps, device is placed near to the Sink, with a short output trace of 1 inch. Consequently, the ERC pin can be configured to have a rise/fall time of 250 ps for the edge. Further, due to the short output trace, the PRE pin must be configured to a setting of 0 dB and the VSADJ to be 200 mV. The Application Curve in Figure 22 shows the FR-4 loss characteristics of a 10 mil wide, 12 inch long trace. From this plot, the input signal trace suffers a loss of 1.5 dB at 500 MHz. Thus, the EQ setting can be either 0 dB or 2.5 dB. All the configuration settings and their corresponding inputs are tabulated in Table 16.

 PIN
 SETTING
 INPUT VALUE

 VSADJ
 200 mV
 V<sub>IM</sub>

 PRE
 0 dB
 V<sub>IM</sub>

 EQ
 0 dB or 2.5 dB
 V<sub>IL</sub> or V<sub>IM</sub>

 ERC
 250 ps
 V<sub>IH</sub>

**Table 16. Configuration Pin Settings** 

The configuration pins each have internal pull-up and pull-down resistors of 100 k $\Omega$  each. Thus, the recommendation is an external pull-up/pull-down resistors of about 10 k $\Omega$  each, to meet the requirement of the threshold levels for the V<sub>IL</sub> and V<sub>IH</sub> listed in the *Electrical Characteristics* table. The external resistors shown in Figure 18 should be populated to produce corresponding configuration settings, according to the list given in Table 17.

**RESISTOR NAME VALUE** R1 Leave unpopulated R2 Leave unpopulated Leave unpopulated R3 R4 Leave unpopulated R5 Leave unpopulated 10 k $\Omega$  (EQ = 0 dB) or R6 Leave unpopulated (EQ = 2.5 dB) R7 10  $k\Omega$ Leave unpopulated R8

**Table 17. Resistor Parameters** 



### 8.2.2.1 Reset Implementation

The DPHY440 RSTN input gives control over the device reset and to place the device into low power mode. It is critical to reset the digital logic of the DPHY440 after the VCC supply is stable (that is, the power supply has reached the minimum recommended operating voltage). This is achieved by transitioning the RSTN input from a low level to a high level. A system may provide a control signal to the RSTN signal that transitions low to high after the power supply is (or supplies are) stable, or implement an external capacitor connected between RSTN and GND, to allow delaying the RSTN signal during power up. Both implementations are shown in Figure 19 and Figure 20.




Figure 19. External Capacitor Controlled RSTN

Figure 20. RSTN Input from Active Controller

When implementing the external capacitor, the size of the external capacitor depends on the power up ramp of the  $V_{CC}$  supply, where a slower ramp-up results in a larger value external capacitor.

Refer to the latest reference schematic for the DPHY440 device and/or consider approximately 200-nF capacitor as a reasonable first estimate for the size of the external capacitor.

When implementing an RSTN input from an active controller, it is recommended to use an open drain driver if the RSTN input is driven. This protects the RSTN input from damage of an input voltage greater than V<sub>CC</sub>.




Figure 21. Power-Up Timing Requirements


**Table 18. Timing Requirements** 

	DESCRIPTION <sup>(1)</sup>	MIN	MAX
t <sub>D1</sub>	V <sub>CC</sub> stable before de-assertion of RSTN.	100 µs	
t <sub>su2</sub>	Setup of VSADJ_CFG0, PRE_CFG1, EQ and ERC pin before de-assertion of RSTN.	0	
t <sub>h2</sub>	Hold of VSADJ_CFG0, PRE_CFG1, EQ and ERC pin after de-assertion of RSTN.	250 µs	
t <sub>VCC_RAMP</sub>	V <sub>CC</sub> supply ramp requirements	0.2 ms	100 ms

(1) Unused DAxP/N pins shall be tied to GND.



### 8.2.3 Application Curves



# 9 Power Supply Recommendations

Texas Instruments recommends a 0.1-µF capacitor on each power pin.




Figure 24. Supply Implementation



## 10 Layout

### 10.1 Layout Guidelines

- DAxP/N and DB\*P/N pairs should be routed with controlled  $100-\Omega$  differential impedance (± 15%) or  $50-\Omega$  single-ended impedance (± 15%).
- Keep away from other high speed signals.
- · Keep lengths to within 5 mils of each other.
- Length matching should be near the location of mismatch.
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and; therefore, minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- · Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- Adding Test points will cause impedance discontinuity and will; therefore, negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

## 10.2 Layout Example




Figure 25. Example Layout



## 11 器件和文档支持

### 11.1 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链接。

表 19. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持和社区
SN65DPHY440SS	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
SN75DPHY440SS	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

## 11.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65DPHY440SSRHRR	ACTIVE	WQFN	RHR	28	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DPHY440	Samples
SN65DPHY440SSRHRT	ACTIVE	WQFN	RHR	28	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	DPHY440	Samples
SN75DPHY440SSRHRR	ACTIVE	WQFN	RHR	28	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	DPHY440	Samples
SN75DPHY440SSRHRT	ACTIVE	WQFN	RHR	28	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	DPHY440	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



# PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 15-Feb-2023

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65DPHY440SSRHRR	WQFN	RHR	28	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN65DPHY440SSRHRT	WQFN	RHR	28	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN75DPHY440SSRHRR	WQFN	RHR	28	3000	330.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1
SN75DPHY440SSRHRT	WQFN	RHR	28	250	180.0	12.4	3.8	5.8	1.2	8.0	12.0	Q1



www.ti.com 15-Feb-2023




## \*All dimensions are nominal

7 til dilliononono di o momina							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65DPHY440SSRHRR	WQFN	RHR	28	3000	367.0	367.0	35.0
SN65DPHY440SSRHRT	WQFN	RHR	28	250	210.0	185.0	35.0
SN75DPHY440SSRHRR	WQFN	RHR	28	3000	367.0	367.0	35.0
SN75DPHY440SSRHRT	WQFN	RHR	28	250	210.0	185.0	35.0

3.5 x 5.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4210249/B





PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司