







UCC28C40, UCC28C41, UCC28C42, UCC28C43, UCC28C44, UCC28C45, UCC38C40, UCC38C41, UCC38C42, UCC38C43, UCC38C44, UCC38C45

ZHCSR78H - JULY 2000 - REVISED NOVEMBER 2022

UCCx8C4x BiCMOS 低功耗电流模式 PWM 控制器

1 特性

具有引脚对引脚兼容性的 UCx84x 和 UCx84xA 系 列的增强型替代产品

工作频率:最大值 1MHz

50 μA 启动电流,最大值 100 μA

低工作电流: 2.3mA(f_{OSC} = 52kHz)

快速、逐周期过流限制:35ns

峰值驱动电流:±1A。轨到轨输出:

- 25ns 上升时间 - 20ns 下降时间

• 精度为 ±1% 的 2.5V 误差放大器基准

• 修整的振荡器放电电流

欠压锁定保护

• VSSOP-8 封装更大限度地减少了布板空间

2 应用

开关模式电源

通用单端直流/直流或离线隔离式电源转换器

板载电源模块

3 说明

UCCx8C4x 系列是高性能电流模式 PWM 控制器。 UCCx8C4x 是一种增强型 BiCMOS 版本,具有与业界 通用 UCx84xA 系列和 UCx84x 系列 PWM 控制器的引 脚对引脚兼容性。BiCMOS 技术提供更低的功耗以提 高效率,并提供更快的电流检测和振荡器频率。

此外,还提供 7V 较低启动电压版本 UCCx8C40 和 UCCx8C41,用于电池系统。UCC28C4x系列的工作 温度范围为 - 40°C 至 125°C, UCC38C4x 系列的工 作温度范围为 0°C 至 85°C。


该系列提供了控制固定频率、峰值电流模式电源的必要 功能,具有以下性能优势。该器件提供高达 1MHz 的 高频操作,适用于高速应用。与 UCCx8C4x 系列相 比,经过修整的放电电流可对最大占空比和死区时间限 制进行更精确的编程。减小启动和工作电流可更大限度 地减少启动损耗并尽可能实现较低工作功耗,从而提高 效率。该器件还具有 35ns 的快速电流检测到输出延迟 时间,可在电源开关上提供出色的过载保护,并具有 ±1A 的峰值输出电流能力以及改进的上升和下降时 间,可直接驱动大型外部 MOSFET。

UCCx8C4x 系列采用 8 引脚 VSSOP (DGK) 和 8 引脚 SOIC (D) 封装。

器件信息

器件型号	封装 ⁽¹⁾	封装尺寸 (标称值)
UCC28C4x	SOIC (8)	3.91mm × 4.90mm
UCC38C4x	VSSOP (8)	3.00mm × 3.00mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版应用



Table of Contents

1 特性	1	8.4 Device Functional Modes	<mark>2</mark> 1
2 应用		9 Application and Implementation	22
- <i>—,-,-</i> 3 说明		9.1 Application Information	22
4 Revision History		9.2 Typical Application	
5 Device Comparison Table		9.3 Power Supply Recommendations	
6 Pin Configuration and Functions		9.4 Layout	37
7 Specifications		10 Device and Documentation Support	40
7.1 Absolute Maximum Ratings		10.1 Device Support	40
7.2 ESD Ratings		10.2 Documentation Support	40
7.3 建议工作条件		10.3 接收文档更新通知	40
7.4 Thermal Information		10.4 支持资源	40
7.5 电气特性		10.5 Trademarks	
7.6 典型特性		10.6 静电放电警告	41
8 Detailed Description		10.7 术语表	
8.1 Overview		11 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	41
8.3 Feature Description			

4 Revision History

注:以前版本的页码可能与当前版本的页码不同


С	hanges from Revision G (January 2017) to Revision H (September 2022)	Page
•	将 -40°C 至 105°C 更改为 -40°C 至 125°C, 并将 0°C 至 70°C 更改为 0°C 至 85°C	1
•	删除了"器件信息"中的 PDIP 封装	1
•	Updated <i>T_J</i> range in Device Comparison Table	
•	Removed PDIP package from Pin Configuration	
•	Removed PDIP package from Absolute Maximum Table	5
•	Updated Total Power Dissipation values in Absolute Maximum Table	5
•	在建议运行条件中添加了来自外部电路的 VREF 最大连续电压	5
•		5
•	Updated all Thermal Resistance Numbers in Thermal Information	
•	更新了电气特性部分	6
•	Corrected a drawing error of OUT pin high-side FET connection	13
С	hanges from Revision F (August 2016) to Revision G (January 2017)	Page
•	Changed V _{REFLECTED} equation.	
•	Changed D _{MAX} equation.	25



5 Device Comparison Table

	UVLO	Junction					
Turn on at 14.5 V Turn off at 9 V for off-line applications	Turn on at 8.4 V Turn off at 7.6 V for dc/dc applications	f at 7.6 V Turn off at 6.6 V		Maximum duty cycle			
UCC28C42	UCC28C43	UCC28C40	- 40 to 125	1000/			
UCC38C42	UCC38C43	UCC38C40	0 to 85	100%			
UCC28C44	UCC28C45	UCC28C41	- 40 to 125	50%			
UCC38C44	UCC38C45	UCC38C41	0 to 85	30%			

6 Pin Configuration and Functions






图 6-1. D Package 8-Pin SOIC (Top View)

图 6-2. DGK Package, 8-Pin VSSOP (Top View)

表 6-1. Pin Functions

PII	N	TYPE	DESCRIPTION		
NAME	NO.	(1)	DESCRIPTION		
COMP	1	0	This pin provides the output of the error amplifier for compensation. In addition, the COMP pin is frequently used as a control port, by utilizing a secondary-side error amplifier to send an error signal across the secondary-primary isolation boundary through an opto-isolator. The error amplifier is internally current limited so the user can command zero duty cycle by externally forcing COMP to GND.		
CS	3	I	Primary-side current sense pin. The current sense pin is the noninverting input to the PWM comparator. Connect to current sensing resistor. This signal is compared to a signal proportional to the error amplifier output voltage. The PWM uses this to terminate the OUT switch conduction. A voltage ramp can be applied to this pin to run the device with a voltage mode control configuration.		
FB	2	I	This pin is the inverting input to the error amplifier. FB is used to control the power converter voltage-feedback loop for stability. The noninverting input to the error amplifier is internally trimmed to 2.5 V ± 1%.		
GND	5	_	Ground return pin for the output driver stage and the logic level controller section.		
OUT	6	0	The output of the on-chip drive stage. OUT is intended to directly drive a MOSFET. The OUT pin in the UCCx8C40, UCCx8C42, and UCCx8C43 is the same frequency as the oscillator, and can operate near 100% duty cycle. In the UCCx8C41, UCCx8C44, and UCCx8C45, the frequency of OUT is one-half that of the oscillator due to an internal T flipflop. This limits the maximum duty cycle to < 50%. Peak currents of up to 1 A are sourced and sunk by this pin. OUT is actively held low when VDD is below the turn-on threshold.		
RT/CT	4	I/O	Fixed frequency oscillator set point. Connect timing resistor (R_{RT}) to VREF and timing capacitor (C_{CT}) to GND from this pin to set the switching frequency. For best performance, keep the timing capacitor lead to the device GND as short and direct as possible. If possible, use separate ground traces for the timing capacitor and all other functions. The switching frequency (f_{SW}) of the UCCx8C40, UCCx8C42, and UCCx8C43 gate drive is equal to f_{OSC} ; the switching frequency of the UCCx8C41, UCCx8C44, and UCCx8C45 is equal to half of the f_{OSC} .		
VDD	7	I	Analog controller bias input that provides power to the device. Total VDD current is the sum of the quiesc VDD current and the average OUT current. A bypass capacitor, typically 0.1 µF, connected directly to GN with minimal trace length, is required on this pin. Additional capacitance at least 10 times greater than the capacitance of the main switching FET used in the design is also required on VDD.		
VREF	8	0	5-V reference voltage. VREF is used to provide charging current to the oscillator timing capacitor through the timing resistor. It is important for reference stability that VREF is bypassed to GND with a ceramic capacitor connected as close to the pin as possible. A minimum value of 0.1 µF ceramic is required. Additional VREF bypassing is required for external loads on VREF.		

(1) I = input, O = output, G = ground

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1) (2)

		MIN	MAX	UNIT	
Input voltage	VDD		20	V	
Input current	IVDD		30	mA	
Output drive current (peak)			±1	Α	
Output energy (capacitive load), E _{OUT}			5	μJ	
Analog input voltage	COMP, CS, FB, RT/CT	- 0.3	6.3		
Output driver voltage	OUT	- 0.3	20	V	
Reference voltage	VREF		7		
Error amplifier output sink current	COMP		10	mA	
Tatal a succession at a second	D package		72.3	°C // //	
Total power dissipation at T _A = 25°C	DGK package		98.1	°C/W	
Lead temperature (soldering, 10 s), T _{LEAD}			300	°C	
Operating junction temperature, T _J		- 55	150	°C	
Storage temperature, T _{stg}		- 65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under #7.3. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	\/
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 建议工作条件

在自然通风条件下的工作温度范围内测得(除非另有说明)

			最小值	最大值	单位
V_{VDD}	输入电压			18	V
V _{OUT}	输出驱动器电压			18	V
V _{REF}	来自外部电路的最大连续电压			5.5	V
I _{OUT}	平均输出驱动器电流(拉电流和灌电流) ⁽¹⁾			200	mA
I _{OUT(VREF)}	基准输出电流(拉电流) ⁽¹⁾			20	mA
т	Tuccasc4x Uccasc4x Uccasc4x		-40	125	°C
TJ			0	85	C

(1) TI 建议不要在超出此表中规定的条件下长时间运行器件。

⁽²⁾ All voltages are with respect to GND pin. Currents are positive into and negative out of the specified terminals.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.4 Thermal Information

		UCC28C4x	, UCC38C4x	
	THERMAL METRIC(1)	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
R ₀ JA	Junction-to-ambient thermal resistance	128.9	176.4	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	71.7	67.3	°C/W
R ₀ JB	Junction-to-board thermal resistance	72.3	98.1	°C/W
ψJT	Junction-to-top characterization parameter	23.4	11.1	°C/W
ψ ЈВ	Junction-to-board characterization parameter	71.5	91.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 电气特性

对于 UCC28C56H/L、UCC28C57H/L 和 UCC28C58/9, V_{VDD} = 15 $V^{(1)}$, R_{RT} = 10kΩ, C_{CT} = 3.3nF, C_{VDD} = 0.1μF,输出端 无负载,对于 UCC28C4x, T_J = -40° C 至 125°C,对于 UCC38C4x, T_J = 0°C 至 85°C(除非另有说明)。

	参数	测试条件	最小值	典型值	最大值	单位
参考值						
V_{VREF}	VREF 电压,初始精度	$T_J = 25^{\circ}C$, $I_{OUT} = 1mA$	4.9	5	5.1	V
	线性调整率	V _{VDD} = 12V 至 18V		0.2	20	mV
	负载调整	1mA 至 20mA		3	25	mV
	温度稳定性	请参阅(2)		0.2	0.4	mV/°C
	总输出变化	请参阅(2)	4.82		5.18	V
	VREF 噪声电压	10Hz 至 10kHz,T _J = 25°C,请参阅 ⁽²⁾		50		μV
	长期稳定性	1000 小时,T _J = 125°C,请参阅 ⁽²⁾		5	25	mV
I _{VREF}	输出短路(拉电流)		30	45	55	mA
振荡器			•			
f _{OSC}	初始精度	T _J = 25°C,请参阅 ⁽³⁾	50.5	53	55	kHz
	电压稳定性	$12 \text{ V} \leqslant \text{V}_{\text{VDD}} \leqslant 18 \text{ V}$		0.2%	1%	
	温度稳定性	T _{J(MIN)} 至 T _{J(MAX)} ,请参阅 ⁽²⁾		1%	2.5%	
	振幅	RT/CT 引脚峰峰值电压		1.9		V
	<i>₩</i> + + <i>₩</i>	T _J = 25°C,V _{RT/CT} = 2V,请参阅 ⁽⁴⁾	7.7	8.4	9	m Λ
	放电电流	V _{RT/CT} = 2V,请参阅 ⁽⁴⁾	7.2	8.4	9.5	- mA
误差放大	器					
V_{FB}	反馈输入电压,初始精度	V _{COMP} = 2.5V , T _J = 25°C	2.475	2.5	2.525	V
	反馈输入电压,总变化	V _{COMP} = 2.5V	2.45	2.5	2.55	V
I _{FB}	输入偏置电流(拉电流)	V _{FB} = 5 V		0.1	2	μA
A _{VOL}	开环电压增益	$2V \leqslant V_{OUT} \leqslant 4V$	65	90		dB
	单位增益带宽	请参阅(2)	1	1.5		MHz
PSRR	电源抑制比	$12 \text{ V} \leqslant \text{V}_{\text{VDD}} \leqslant 18 \text{ V}$	60			dB
	输出灌电流	V _{FB} = 2.7V , V _{COMP} = 1.1V	2	14		mA
	输出拉电流	V _{FB} = 2.3V , V _{COMP} = 5V	0.5	1		mA
VOH	高电平 COMP 电压	V_{FB} = 2.7 V , R_{COMP} = 15 k Ω COMP 到 GND	V _{REF} - 0.2			V
VOL	低电平 COMP 电压	V_{FB} = 2.7V, R_{COMP} = 15k Ω COMP 到 VREF		0.1	1.1	V



对于 UCC28C56H/L、UCC28C57H/L 和 UCC28C58/9, V_{VDD} = 15 $V^{(1)}$, R_{RT} = 10k Ω , C_{CT} = 3.3nF, C_{VDD} = 0.1 μ F,输出端无负载,对于 UCC28C4x, T_{I} = -40° C 至 125°C,对于 UCC38C4x, T_{I} = 0°C 至 85°C(除非另有说明)。

	参数	测试条件	最小值	典型值	最大值	单位
电流检测						
A _{CS}	增益	请参阅(5)(6)	2.85	3	3.15	V/V
V _{CS}	最大输入信号	V _{FB} < 2.4 V	0.9	1	1.1	V
PSRR	电源抑制比	V _{VDD} = 12V 至 18V ^{(2) (5)}		70		dB
I _{CS}	输入偏置电流(拉电流)			0.1	2	μA
t _D	CS 至输出延迟			35	70	ns
	COMP 至 CS 失调电压	V _{CS} = 0 V		1.15		V
输出			<u> </u>			
V _{OUT(low)}	R _{DS(on)} 下拉	I _{SINK} = 200mA		5.5	15	Ω
V _{OUT(high)}	R _{DS(on)} 上拉	I _{SOURCE} = 200mA		10	25	Ω
t _{RISE}	上升时间	$T_J = 25^{\circ}C$, $C_{OUT} = 1nF$		25	50	ns
t _{FALL}	下降时间	$T_J = 25^{\circ}C$, $C_{OUT} = 1nF$		20	40	ns
欠压锁定						
		UCCx8C42、UCCx8C44	13.5	14.5	15.5	
VDD_{ON}	启动阈值	UCCx8C43、UCCx8C45	7.8	8.4	9	V
		UCCx8C40、UCCx8C41	6.5	7	7.5	
		UCCx8C42、UCCx8C44	8	9	10	
VDD_{OFF}	最小工作电压	UCCx8C43、UCCx8C45	7	7.6	8.2	V
		UCCx8C40、UCCx8C41	6.1	6.6	7.1	
PWM			"		1	
D	E I I 2211.	UCCx8C42、UCCx8C43、UCCx8C40, V _{FB} < 2.4V	94%	96%		
D _{MAX}	最大占空比	UCCx8C44、UCCx8C45、UCCx8C41, V _{FB} < 2.4V	47%	48%		
D _{MIN}	最小占空比	V _{FB} > 2.6 V			0%	
电源电流						
I _{START-UP}	启动电流	V _{VDD} = VDD _{ON} - 0.5V		50	100	μΑ
I_{VDD}	工作电源电流	$V_{FB} = V_{CS} = 0V$		2.3	3	mA

- (1) 将 V_{VDD} 调整为高于启动阈值,然后再设置为 和 15.5V。
- (2) 根据设计确定。未经生产测试。
- (3) UCCx8C41、UCCx8C44、UCCx8C45 是振荡器频率的一半。
- (4) 在 R_{RT} = 10k Ω 至 VREF 的情况下测量振荡器放电电流。
- (5) 当 V_{FB} = 0V 时,在闩锁跳变点测得的参数。
- (6) 增益定义为 $A_{CS} = \Delta V_{COMP} / \Delta V_{CS}$, $0V \leq V_{CS} \leq 900$ mV

7.6 典型特性




图 7-1. 振荡器频率与时序电阻和电容间的关系




图 7-2. 振荡器放电电流与温度间的关系




图 7-3. 误差放大器频率响应





图 7-4. COMP 至 CS 失调电压与温度间的关系







图 7-6. 误差放大器基准电压与温度间的关系






图 7-13. 电源电流与温度间的关系




图 7-14. 输出上升时间和下降时间与温度间的关系




图 7-15. 最大占空比与振荡器频率间的关系




图 7-16. 最大占空比与温度间的关系 (对于具有最大 100% 占空比的器件型号)




图 7-17. 最大占空比与温度间的关系 (对于具有最大 50% 占空比的器件型号)





图 7-18. 电流检测阈值电压与温度间的关系



8 Detailed Description

8.1 Overview


The UCCx8C4x series of control integrated circuits provide the features necessary to implement AC-DC or DC-to-DC fixed-frequency current-mode control schemes with a minimum number of external components. Protection circuitry includes undervoltage lockout (UVLO) and current limiting. Internally implemented circuits include a start-up current of less than 100 $\,\mu$ A, a precision reference trimmed for accuracy at the error amplifier input, logic to ensure latched operation, a pulse-width modulation (PWM) comparator that also provides currentlimit control, and an output stage designed to source or sink high-peak current. The output stage, suitable for driving N-channel MOSFETs, is low when it is in the OFF state. The oscillator contains a trimmed discharge current that enables accurate programming of the maximum duty cycle and dead time limit, making this device suitable for high-speed applications.

Major differences between members of this series are the UVLO thresholds, acceptable ambient temperature range, and maximum duty cycle. Typical UVLO thresholds of 14.5 V (ON) and 9 V (OFF) on the UCCx8C42 and UCCx8C44 devices make them ideally suited to off-line AC-DC applications. The corresponding typical thresholds for the UCCx8C43 and UCCx8C45 devices are 8.4 V (ON) and 7.6 V (OFF), making them ideal for use with regulated input voltages used in DC-DC applications. The UCCx8C40 and UCCx8C41 feature a start-up threshold of 7 V and a turnoff threshold of 6.6 V (OFF), which makes them suitable for battery-powered applications. The UCCx8C40, UCCx8C42, and UCCx8C43 devices operate to duty cycles approaching 100%. The UCCx8C41, UCCx8C44, and UCCx8C45 obtain a duty cycle from 0% to 50% by the addition of an internal toggle flip-flop, which blanks the output off every other clock cycle. The UCC28C4x series is specified for operation from -40°C to 125°C, and the UCC38C4x series is specified for operation from 0°C to 85°C.

The UCC28C4x and UCC38C4x series are an enhanced replacement with pin-to-pin compatibility to the bipolar UC284x, UC384x, UC284xA, and UC384xA families. The new series offers improved performance when compared to older bipolar devices and other competitive BiCMOS devices with similar functionality. These improvements generally consist of tighter specification limits that are a subset of the older product ratings, maintaining drop-in capability. In new designs, these improvements can reduce the component count or enhance circuit performance when compared to the previously available devices.



8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

Toggle flip-flop used only in UCCx8C41, UCCx8C44, and UCCx8C45

8.3 Feature Description

The BiCMOS design allows operation at high frequencies that were not feasible in the predecessor bipolar devices. First, the output stage has been redesigned to drive the external power switch in approximately half the time of the earlier devices. Second, the internal oscillator is more robust, with less variation as frequency increases. This faster oscillator makes this device suitable for high speed applications and the trimmed discharge current enables precise programming of the maximum duty cycle and dead-time limit. In addition, the current sense to output delay is kept the same 45 ns (typical) . Such a delay time in the current sense results in superior overload protection at the power switch. The reduced start-up current of this device minimizes steady state power dissipation in the startup resistor, and the low operating current maximizes efficiency while running, increasing the total circuit efficiency, whether operating off-line, DC input, or battery operated circuits. These features combine to provide a device capable of reliable, high-frequency operation.

表 8-1. Improved Key Parameters

PARAMETER	UCCx8C4x	UCx84x
Supply current at 50 kHz	2.3 mA	11 mA
Start-up current	50 μΑ	1 mA
Overcurrent propagation delay	50 ns	150 ns
Reference voltage accuracy	± 1%	± 2%
Error amplifier reference voltage accuracy	± 25 mV	± 80 mV
Maximum oscillator frequency	> 1 MHz	500 kHz
Output rise/fall times	25 ns	50 ns
UVLO turn-on accuracy	± 1 V	± 1.5 V
Smallest package option	VSSOP-8 (MSOP-8)	SOIC-8

8.3.1 Detailed Pin Description

8.3.1.1 COMP

The error amplifier in the UCCx8C4x family has a unity-gain bandwidth of 1.5 MHz. The COMP terminal can both source and sink current. The error amplifier is internally current-limited, so that one can command zero duty cycle by externally forcing COMP to GND.

8.3.1.2 FB

FB is the inverting input of the error amplifier. The noninverting input to the error amplifier is internally trimmed to 2.5 V ± 1%. FB is used to control the power converter voltage-feedback loop for stability. For best stability, keep FB lead length as short as possible and FB stray capacitance as small as possible.

8.3.1.3 CS

The UCCx8C4x current sense input connects directly to the PWM comparator. Connect CS to the MOSFET source current sense resistor. The PWM uses this signal to terminate the OUT switch conduction. A voltage ramp can be applied to this pin to run the device with a voltage mode control configuration or to add slope compensation. To prevent false triggering due to leading edge noises, an RC current sense filter may be required. The gain of the current sense amplifier is typically 3 V/V.

8.3.1.4 RT/CT

The internal oscillator uses a timing capacitor (C_{CT}) and a timing resistor (R_{RT}) to program the oscillator frequency and maximum duty cycle. The operating frequency can be programmed based the curves in $\[mathbb{R}\]$ 7-1, where the timing resistor can be found once the timing capacitor is selected. It is best for the timing capacitor to have a flat temperature coefficient, typical of most COG or NPO type capacitors. For this converter, 15.4 k Ω and 1000 pF were selected for R_{RT} and C_{CT} to operate at 110-kHz switching.

8.3.1.5 GND

GND is the signal and power returning ground. TI recommends separating the signal return path and the high current gate driver path so that the signal is not affected by the switching current.

8.3.1.6 OUT

The high-current output stage of the UCCx8C4x has been redesigned to drive the external power switch in approximately half the time of the earlier devices. To drive a power MOSFET directly, the totem-pole OUT driver sinks or source up to 1 A peak of current. The OUT of the UCCx8C40, UCCx8C42, and UCCx8C43 devices switch at the same frequency as the oscillator and can operate near 100% duty cycle. In the UCCx8C41, UCCx8C44, and UCCx8C45, the switching frequency of OUT is one-half that of the oscillator due to an internal T flip-flop. This limits the maximum duty cycle in the UCCx8C41, UCCx8C44, and UCCx8C45 to < 50%.

The UCCx8C4x family houses unique totem pole drivers exhibiting a $10-\Omega$ impedance to the upper rail and a $5.5-\Omega$ impedance to ground, typically. This reduced impedance on the low-side switch helps minimize turnoff losses at the power MOSFET, whereas the higher turnon impedance of the high-side switch is intended to better match the reverse recovery characteristics of many high-speed output rectifiers. Transition times, rising and falling edges, are typically 25 nanoseconds and 20 nanoseconds, respectively, for a 10% to 90% change in voltage.

A low impedance MOS structure in parallel with a bipolar transistor, or BiCMOS construction, comprises the totem-pole output structure. This more efficient utilization of silicon delivers the high peak current required along with sharp transitions and full rail-to-rail voltage swings. Furthermore, the output stage is self-biasing, active low during undervoltage lockout type. With no VDD supply voltage present, the output actively pulls low if an attempt is made to pull the output high. This condition frequently occurs at initial power-up with a power MOSFET as the driver load.

8.3.1.7 VDD

VDD is the power input connection for this device. In normal operation, power VDD through a current limiting resistor. The absolute maximum supply voltage is 20 V, including any transients that may be present. If this voltage is exceeded, device damage is likely. This is in contrast to the predecessor bipolar devices, which could survive up to 30 V on the input bias pin. Also, because no internal clamp is included in the device, the VDD pin must be protected from external sources which could exceed the 20 V level. If containing the start-up and bootstrap supply voltage from the auxiliary winding NA below 20 V under all line and load conditions can not be achieved, use a zener protection diode from VDD to GND. Depending on the impedance and arrangement of the bootstrap supply, this may require adding a resistor, R_{VDD} , in series with the auxiliary winding to limit the current into the zener as shown in 8 - 1. Ensure that over all tolerances and temperatures, the minimum zener voltage is higher than the highest UVLO upper turnon threshold. To prevent noise related problems, filter VDD with a ceramic bypass capacitor to GND. The VDD pin must be decoupled as close to the GND pin as possible.




图 8-1. VDD Protection

Although nominal VDD operating current is only 2.3 mA, the total supply current is higher, depending on the OUT current. Total VDD current is the sum of quiescent VDD current and the average OUT current. Knowing the operating frequency and the MOSFET gate charge (Q_{α}), average OUT current can be calculated from 方程式 1.

$$I_{OUT} = Q_g \times f_{SW} \tag{1}$$

8.3.1.8 VREF

VREF is the voltage reference for the error amplifier and also for many other internal circuits in the IC. The 5-V reference tolerance is ±1% for the UCCx8C4x family. The high-speed switching logic uses VREF as the logic power supply. The reference voltage is divided down internally to 2.5 V ±1% and connected to the error amplifier's noninverting input for accurate output voltage regulation. The reference voltage sets the internal bias currents and thresholds for functions such as the oscillator upper and lower thresholds along with the overcurrent limiting threshold. The output short-circuit current is 55 mA (maximum). To avoid device over-heating and damage, do not pull VREF to ground as a means to terminate switching. For reference stability and to prevent noise problems with high-speed switching transients, bypass VREF to GND with a ceramic capacitor close to the IC package. A ceramic capacitor with a minimum value of 0.1 µF is required. Additional VREF bypassing is required for external loads on the reference. An electrolytic capacitor may also be used in addition to the ceramic capacitor.

8.3.2 Undervoltage Lockout

Six sets of UVLO thresholds are available with turn-on and turnoff thresholds of: (14.5 V and 9 V), (8.4 V and 7.6 V), (7 V and 6.6 V) respectively. The first set is primarily intended for off-line and 48-V distributed power applications, where the wider hysteresis allows for lower frequency operation and longer soft-starting time of the converter. The second group of UVLO options is ideal for high frequency DC-DC converters typically running from a 12-VDC input. The third, and newest, set has been added to address battery powered and portable applications. 表 8-2 shows the maximum duty cycle and UVLO thresholds by device.

& 0-2. Oveo Options									
MAXIMUM DUTY CYCLE (%)	UVLO ON (V)	UVLO OFF (V)	DEVICE NUMBER						
100	14.5	9	UCCx8C42						
100	8.4	7.6	UCCx8C43						
100	7	6.6	UCCx8C40						
50	14.5	9	UCCx8C44						
50	8.4	7.6	UCCx8C45						
50	7	6.6	UCCx8C41						

表 8-2. UVLO Options

During UVLO the IC draws less than 100 μ A of supply current. After crossing the turnon threshold, the device supply current increases to a maximum of 3 mA, typically 2.3 mA. This low start-up current allows the power supply designer to optimize the selection of the startup resistor value to provide a more efficient design. In applications where low component cost overrides maximum efficiency, the low run current of 2.3 mA (typical) allows the control device to run directly through the single resistor to (+) rail, rather than requiring a bootstrap winding on the power transformer, along with a rectifier. The start and run resistor for this case must also pass enough current to allow driving the primary switching MOSFET, which may be a few milliamps in small devices.




图 8-2. UVLO ON and OFF Profile

8.3.3 ±1% Internal Reference Voltage

The BiCMOS internal reference of 2.5 V has an enhanced design, and uses production trim to allow initial accuracy of $\pm 1\%$ at room temperature and $\pm 2\%$ over the full temperature range. This reference voltage can be used to eliminate an external reference in applications that do not require the extreme accuracy afforded by the additional device. This reference voltage is useful for non-isolated DC-DC applications, where the control device is referenced to the same common as the output. It is also applicable in off-line designs that regulate on the primary side of the isolation boundary by looking at a primary bias winding, or from a winding on the output inductor of a buck-derived circuit.

8.3.4 Current Sense and Overcurrent Limit

$$I_{SENSE} = \frac{V_{CS}}{R_{CS}} \tag{2}$$

The typical value for V_{CS} is 1 V. A small RC filter (R_{CSF} and C_{CSF}) may be required to suppress switch transients caused by the reverse recovery of a secondary side diode or equivalent capacitive loading in addition to parasitic circuit impedances. The time constant of this filter should be considerably less than the switching period of the converter.




图 8-3. Current-Sense Circuit Schematic

Cycle-by-cycle pulse width modulation performed at the PWM comparator essentially compares the error amplifier output to the current sense input. This is not a direct volt-to-volt comparison, as the error amplifier output network incorporates two diodes in series with a resistive divider network before connecting to the PWM comparator. The two-diode drop adds an offset voltage that enables zero duty cycle to be achieved with a low amplifier output. The 2R/R resistive divider facilitates the use of a wider error amplifier output swing that can be more symmetrically centered on the 2.5-V noninverting input voltage.

The 1-V Zener diode associated with the PWM comparator input from the error amplifier is not an actual diode in the device design, but an indication that the maximum current sense input amplitude is 1 V (typical). When this threshold is reached, regardless of the error amplifier output voltage, cycle-by-cycle current limiting occurs, and the output pulse width is terminated within 35 ns (typical). The minimum value for this current limit threshold is 0.9 V with a 1.1-V maximum. In addition to the tolerance of this parameter, the accuracy of the current sense resistor, or current sense circuitry, must be taken into account. It is advised to factor in the worst case of primary and secondary currents when sizing the ratings and worst-case conditions in all power semiconductors and magnetic components.

8.3.5 Reduced-Discharge Current Variation

The oscillator design for the UCCx8C4x controllers incorporates a trimmed discharge current to accurately program maximum duty cycle and operating frequency. In its basic operation, a timing capacitor (C_{CT}) is charged by a current source, formed by the timing resistor (R_{RT}) connected to the device reference voltage (VREF). The oscillator design incorporates comparators to monitor the amplitude of the timing capacitor voltage. The exponentially shaped waveform charges up to a specific amplitude representing the oscillator upper threshold of 3 V. After the controller reaches this level, an internal current sink to ground turns on and the capacitor begins to discharge. This discharge continues until the oscillator lower threshold has reached 0.7 V at which point the current sink is turned off. Next, the timing capacitor starts charging again and a new switching cycle begins.




图 8-4. Oscillator Circuit

While the device discharges the timing capacitor, resistor R_{RT} continues attempting to charge C_{CT} . It is the exact ratio of these two currents, the discharging versus the charging current, which specifies the maximum duty cycle. During the discharge time of C_{CT} , the device output is always off. This represents an ensured minimum off time of the switch, commonly referred to as dead-time. To program an accurate maximum duty cycle, use the information provided in Maximum Duty Cycle vs Oscillator Frequency for maximum duty cycle versus oscillator frequency. Any number of maximum duty cycles can be programmed for a given frequency by adjusting the values of R_{RT} and C_{CT} . After selecting the value of R_{RT} , find the oscillator timing capacitance using the curves in Oscillator Frequency vs Timing Resistance and Capacitance. However, because resistors are available in more precise increments, typically 1%, and capacitors are only available in 5% accuracy, it might be more practical to select the closest capacitor value first and then calculate the timing resistor value.

8.3.6 Oscillator Synchronization

Synchronization is best achieved by forcing the timing capacitor voltage above the oscillator internal upper threshold. A small resistor is placed in series with C_{CT} to GND. This resistor serves as the input for the sync pulse which raises the C_{CT} voltage above the oscillator internal upper threshold. The PWM is allowed to run at the frequency set by R_{RT} and C_{CT} until the sync pulse appears. This scheme offers several advantages including having the local ramp available for slope compensation. The UCCx8C4x oscillator must be set to a lower frequency than the sync pulse stream, typically 20 percent with a 0.5-V pulse applied across the resistor.




图 8-5. Oscillator Synchronization Circuit



8.3.7 Soft-Start Timing

The soft-start timing is the technique to gradually power up the converter in a well-controlled fashion by slowly increasing the effective duty cycle starting at zero and gradually rising. Following start-up of the PWM, the error amplifier inverting input is low, commanding the error amplifier's output to go high. The output stage of the amplifier can source 1 mA typically, which is enough to drive most high impedance compensation networks, but not enough for driving large loads quickly. Soft-start timing is achieved by charging a fairly large value, >1- μ F, capacitor (C_{SS}) connected to the error amplifier output through a PNP transistor as shown in 8.6




图 8-6. Soft-Start Implementation

The limited charging current of the amplifier into the capacitor translates into a dv/dt limitation on the error amplifier output. This directly corresponds to some maximum rate of change of primary current in a current mode controlled system as one of the PWM comparator inputs gradually rises. The values of R_{SS} and C_{SS} must be selected to bring the COMP pin up at a controlled rate, limiting the peak current supplied by the power stage. After the soft-start interval is complete, the capacitor continues to charge to VREF, effectively removing the PNP transistor from the circuit consideration. Soft-start timing offers a different, frequently preferred function in current mode controlled systems than it does in voltage mode control. In current mode, soft start controls the rising of the peak switch current. In voltage mode control, soft start gradually widens the duty cycle, regardless of the primary current or rate of ramp-up.

The purpose of resistor R_{SS} and the diode is to remove the soft-start capacitor from the error amplifier path during normal operation, after the soft-start period completes and the capacitor charges fully. The optional diode in parallel with the resistor forces a soft-start period each time the PWM goes through UVLO condition that forces VREF to go low. Without the diode, the capacitor remains charged during a brief loss of supply or brownout, and the device does not emable a soft-start function upon re-application of VDD.

8.3.8 Enable and Disable

There are several ways to enable or disable the UCCx8C4x devices, depending on which type of restart is required. The two basic techniques use external transistors to either pull the error amplifier output low ($< 2 V_{BE}$) or pull the current sense input high (> 1.1 V). Application of the disable signal causes the output of the PWM comparator to be high. The PWM latch is reset dominant so that the output remains low until the next clock cycle after the shutdown condition at the COMP or CS pin is removed. Another choice for restart without a soft-start period is to pull the current sense input above the cycle-by-cycle current limiting threshold. A logic level P-channel FET from the reference voltage to the current sense input can be used.




图 8-7. Disable Circuit

8.3.9 Slope Compensation

With current mode control, slope compensation is required to stabilize the overall loop with duty cycles exceeding 50%. Although not required, slope compensation also improves stability in applications using below a 50% maximum duty cycle. Slope compensation is introduced by injecting a portion of the oscillator waveform to the actual sensed primary current. The two signals are summed together at the current sense input (CS) connection at the filter capacitor. To minimize loading on the oscillator, it is best to buffer the timing capacitor waveform with a small transistor whose collector is connected to the reference voltage.




图 8-8. Slope Compensation Circuit

8.3.10 Voltage Mode

In certain applications, voltage mode control may be a preferred control strategy for a variety of reasons. Voltage mode control is easily executable with any current mode controller, especially the UCCx8C4x family members. Implementation requires generating a 0-V to 0.9-V sawtooth shaped signal to input to the current sense pin (CS) which is also one input to the PWM comparator. This is compared to the divided down error amplifier output voltage at the other input of the PWM comparator. As the error amplifier output is varied, it intersects the sawtooth waveform at different points in time, thereby generating different pulse widths. This is a straightforward method of linearly generating a pulse whose width is proportional to the error voltage.

Implementation of voltage mode control is possible by using a fraction of the oscillator timing capacitor (C_{CT}) waveform. This value can be divided down and fed to the current sense pin as shown in 8-9. The oscillator timing components must be selected to approximate as close to a linear sawtooth waveform as possible. Although exponentially charged, large values of timing resistance and small values of timing capacitance help approximate a more linear shaped waveform. A small transistor is used to buffer the oscillator timing components from the loading of the resistive divider network. Due to the offset of the oscillator's lower timing threshold, a DC blocking capacitor is added.




图 8-9. Current Mode PWM Used as a Voltage Mode PWM



8.4 Device Functional Modes

8.4.1 Normal Operation

During normal operating mode, the controller can be used in peak current mode or voltage mode control. When the converter is operating in peak current mode, the controller regulates the converter's peak current and duty cycle. When used in voltage mode control, the controller regulates the power converter's duty cycle. The regulation of the system's peak current and duty cycle can be achieved with the use of the integrated error amplifier and external feedback circuitry.

8.4.2 UVLO Mode

During the system start-up, VDD voltage starts to rise from 0 V. Before the VDD voltage reaches its corresponding turn-on threshold, the IC is operating in UVLO mode. During UVLO mode operation, the VREF pin voltage is not generated. When VDD is above 1 V and below the turn-on threshold, the VREF pin is actively pulled low. This behavior allows VREF to be used as a logic signal to indicate UVLO mode. If the bias voltage to VDD drops below the UVLO-OFF threshold, the PWM switching stops and VREF returns to 0 V. The device can be restarted by applying a voltage greater than the UVLO-ON threshold to the VDD pin.

9 Application and Implementation

备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

9.1 Application Information

The UCCx8C4x controllers are peak current mode pulse width modulators. These controllers have an onboard amplifier and can be used in isolated and nonisolated power supply designs. The onboard totem pole gate driver is capable of delivering 1 A of peak current. This high-speed PWM is capable of operating at switching frequencies up to 1 MHz. .

§ 9-1 shows a typical off-line application using UCC38C44.




图 9-1. Typical Off-Line Application

№ 9-2 shows a forward converter with synchronous rectification. This application provides 48 V to 3.3 V at 10 A with over 85% efficiency, and uses the UCC38C42as the secondary-side controller and UCC3961 as the primary-side startup control device.




图 9-2. Forward Converter with Synchronous Rectification Using the UCC38C42 as the Secondary-Side Controller

9.2 Typical Application

A typical application for the UCC28C42 controller in an off-line flyback converter is shown in \ 9-3. The controller uses an inner current control loop that contains a small current sense resistor which senses the primary inductor current ramp. This current sense resistor transforms the inductor current waveform to a voltage signal that is input directly into the primary side PWM comparator. This inner loop determines the response to input voltage changes. An outer voltage control loop involves comparing a portion of the output voltage to a reference voltage at the input of an error amplifier. When used in an off-line isolated application, the voltage feedback of the isolated output is accomplished using a secondary-side error amplifier and adjustable voltage reference, such as the TL431. The error signal crosses the primary to secondary isolation boundary using an opto-isolator whose collector is connected to the VREF pin and the emitter is connected to FB. The outer voltage control loop determines the response to load changes.




图 9-3. Typical Application Design Schematic

9.2.1 Design Requirements

表 9-1 shows a typical set of performance requirements for an off-line flyback converter capable of providing 48 W at 12-V output voltage from a universal AC input. The design uses peak primary current control in a continuous current mode PWM converter.

	表 9-1. Design Parameters			
PARAMETER	TEST CONDITIONS			
Inner t Valtage				

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
V _{IN}	Input Voltage		85	115/230	265	V _{RMS}
f _{LINE}	Line Frequency		47	50/60	63	Hz
V _{OUT}	Output Voltage	$I_{VOUT(min)} \leq I_{VOUT} \leq I_{VOUT(max)}$	11.75	12	12.25	V
V _{RIPPLE}	Output Ripple Voltage	$I_{VOUT(min)} \leq I_{VOUT} \leq I_{VOUT(max)}$			100	mVpp
I _{VOUT}	Output Current		0	4		Α
f _{SW}	Switching Frequency			110		kHz
η	Efficiency			85%		

9.2.2 Detailed Design Procedure

This procedure outlines the steps to design an off-line universal input continuous current mode (CCM) flyback converter. See 3 9-3 for component names referred to in the design procedure.

9.2.2.1 Input Bulk Capacitor and Minimum Bulk Voltage

Bulk capacitance may consist of one or more capacitors connected in parallel, often with some inductance between them to suppress differential-mode conducted noise. The value of the input capacitor sets the minimum bulk voltage;. Setting the bulk voltage lower by using minimal input capacitance results in higher peak primary currents leading to more stress on the MOSFET switch, the transformer, and the output capacitors. Setting the bulk voltage higher by using a larger input capacitor results in higher peak current from the input source and the capacitor itself is physically larger. Compromising between size and component stresses determines the acceptable minimum input voltage. The total required value for the primary-side bulk capacitance (C_{IN}) is selected based upon the power level of the converter (P_{OUT}), the efficiency target (η), the minimum input voltage ($V_{IN(min)}$), and is chosen to maintain an acceptable minimum bulk voltage level ($V_{BULK(min)}$), using \hbar ξ ξ 3.

$$C_{IN} = \frac{2 \times P_{IN} \times \left(0.25 + \frac{1}{\pi} \times \arcsin\left(\frac{V_{BULK (min)}}{\sqrt{2} \times V_{IN (min)}}\right)\right)}{\left(2 \times V_{IN (min)}^{2} - V_{BULK (min)}^{2}\right) \times f_{LINE (min)}}$$
(3)

where

 V_{IN(min)} is the RMS value of the minimum AC input voltage (85 VRMS) whose minimum line frequency is denoted as f_{LINE(min)}, equal to 47 Hz

Based on 43, to achieve a minimum bulk voltage of 75 V, assuming 85% converter efficiency, the bulk capacitor must be larger than 126 μ F. this design uses a value of 180 μ F, with consideration for component tolerances and efficiency estimation.

9.2.2.2 Transformer Turns Ratio and Maximum Duty Cycle

The transformer design begins with selecting a suitable switching frequency for the given application. The UCC28C42 is capable of switching up to 1 MHz but considerations such as overall converter size, switching losses, core loss, system compatibility, and interference with communication frequency bands generally determine an optimum frequency that should be used. For this off-line converter, the switching frequency (f_{SW}) is selected to be 110 kHz as a compromise to minimize the transformer size and the EMI filter size, and still have acceptable losses.

The transformer primary to secondary turns ratio (N_{PS}) can be selected based on the desired MOSFET voltage rating and the secondary diode voltage rating. Because the maximum input voltage is 265 VRMS, the peak bulk input voltage can be calculated as shown in 4.

$$V_{BULK (max)} = \sqrt{2} \times V_{IN (max)} \approx 375 \text{ V}$$
(4)

To minimize the cost of the system, a readily available 650-V MOSFET is selected. Derating the maximum voltage stress on the drain to 80% of its rated value and allowing for a leakage inductance voltage spike of up to 30% of the maximum bulk input voltage, the reflected output voltage must be less than 130 V as shown in π .

$$V_{REFLECTED} = 0.8 \times \left(V_{DS(rated)} - 1.3 \times V_{BULK(max)}\right) = 130.2 \text{ V}$$
(5)

The maximum primary to secondary transformer turns ratio (N_{PS}) for a 12 V output can be selected as

$$N_{PS} = \frac{V_{REFLECTED}}{V_{OUT}} = 10.85 \tag{6}$$

A turns ratio of N_{PS} = 10 is used in the design example.

The auxiliary winding is used to supply bias voltage to the controller. Maintaining the bias voltage above the VDD minimum operating voltage after turnon is required for stable operation. The minimum VDD operating voltage for the controller selected for this design is 10 V. The auxiliary winding is selected to support a 12 V bias voltage so that it is above the minimum operating level but maintains a low level of losses in the IC. The primary to auxiliary turns ratio (N_{PA}) can be calculated from 5 元元 7:

$$N_{PA} = N_{PS} \times \frac{V_{OUT}}{V_{BIAS}} = 10 \tag{7}$$

The output diode experiences a voltage stress that is equal to the output voltage plus the reflected input voltage:

$$V_{\text{DIODE}} = \frac{V_{\text{BULK (max)}}}{N_{\text{PS}}} + V_{\text{OUT}} = 49.5 \text{ V}$$
(8)

TI recommends a Schottky diode with a rated blocking voltage greater than 60 V to allow for voltage spikes due to ringing. The forward voltage drop (V_F) of this diode is estimated to be equal to 0.6 V

To avoid high peak currents, the flyback converter in this design operates in continuous conduction mode. Once N_{PS} is determined, the maximum duty cycle (D_{MAX}) can be calculated using the transfer function for a CCM flyback converter:

$$\frac{V_{OUT} + V_F}{V_{BULK \text{ (min)}}} = \left(\frac{1}{N_{PS}}\right) \times \left(\frac{D_{MAX}}{1 - D_{MAX}}\right) \tag{9}$$

$$D_{MAX} = \frac{N_{PS} \times (V_{OUT} + V_F)}{V_{BULK(min)} + N_{PS} \times (V_{OUT} + V_F)} = 0.627$$
(10)

Because the maximum duty cycle exceeds 50%, and the design is an off-line (AC-input) application, the UCC28C42 is best suited for this application.

9.2.2.3 Transformer Inductance and Peak Currents

For this design example, the transformer magnetizing inductance is selected based upon the CCM condition. An inductance value that allows the converter to stay in CCM over a wider operating range before transitioning into discontinuous current mode is used to minimize losses due to otherwise high currents and also to decrease the output ripple. The design of the transformer in this example sizes the inductance so the converter enters CCM operation at approximately 10% load and minimum bulk voltage to minimize output ripple.

The inductor (L_P) for a CCM flyback can be calculated using 方程式 11.

$$L_{P} = \frac{1}{2} \times \frac{\left(V_{BULK \, (min)}\right)^{2} \times \left(\frac{N_{PS} \times V_{OUT}}{V_{BULK \, (min)} + N_{PS} \times V_{OUT}}\right)^{2}}{0.1 \times P_{IN} \times f_{SW}}$$

$$\tag{11}$$

where

- P_{IN} is estimated by dividing the maximum output power (P_{OUT}) by the target efficiency (η)
- f_{SW} is the switching frequency of the converter



For the UCC28C42 the switching frequency is equal to the oscillator frequency and is set to 110 kHz. Selecting f_{SW} to be 110 kHz provides a good compromise between size of magnetics, switching losses, and places the first harmonic below the 150-kHz lower limit of EN55022. Therefore, the transformer inductance must be approximately 1.8 mH. A 1.5 mH inductance is chosen as the magnetizing inductance, L_P, value for this design.

Based on calculated inductor value and the switching frequency, the current stress of the MOSFET and output diode can be calculated.

The peak current in the primary-side MOSFET of a CCM flyback can be calculated as shown in 方程式 12.

$$I_{PK_{MOSFET}} = \frac{P_{IN}}{V_{BULK (min)} \times \frac{N_{PS} \times V_{OUT}}{V_{BULK (min)} + (N_{PS} \times V_{OUT})}} + \left(\frac{V_{BULK (min)}}{2 \times L_{m}} \times \frac{\frac{N_{PS} \times V_{OUT}}{V_{BULK (min)} + (N_{PS} \times V_{OUT})}}{f_{SW}}\right)$$
(12)

The MOSFET peak current is 1.36 A. The RMS current of the MOSFET is calculated to be 0.97 A as shown in 方程式 13. Therefore, IRFB9N65A is selected to be used as the primary-side switch.

$$I_{\text{RM S}_{\text{MOSFET}}} = \sqrt{\frac{D_{\text{MAX}}^{3}}{3} \times \left(\frac{V_{\text{BULK (min)}}}{L_{\text{P}} \times f_{\text{SW}}}\right)^{2} - \left(\frac{D_{\text{MAX}}^{2} \times I_{\text{PK}_{\text{MOSFET}}} \times V_{\text{BULK (min)}}}{L_{\text{P}} \times f_{\text{SW}}}\right) + \left(D_{\text{MAX}} \times I_{\text{PK}_{\text{MOSFET}}}^{2}\right)}$$
(13)

The output diode peak current is equal to the MOSFET peak current reflected to the secondary side.

$$I_{PK_{DIODE}} = N_{PS} \times I_{PK_{MOSFET}} = 13.634 \text{ A}$$

$$(14)$$

The diode average current is equal to the total output current (4 A) combined with a required 60-V rating and 13.6-A peak current requirement, a 48CTQ060-1 is selected for the output diode.

9.2.2.4 Output Capacitor

The total output capacitance is selected based upon the output voltage ripple requirement. In this design, 0.1% voltage ripple is assumed. Based on the 0.1% ripple requirement, the capacitor value can be selected using 方程式 15.

$$C_{OUT} \ge \frac{I_{OUT} \times \frac{N_{PS} \times V_{OUT}}{V_{BULK (min)} + N_{PS} \times V_{OUT}}}{0.001 \times V_{OUT} \times f_{SW}} = 1865 \ \mu F$$
(15)

To design for device tolerances, a 2200-µF capacitor was selected.

9.2.2.5 Current Sensing Network

The current sensing network consists of the primary-side current sensing resistor (R_{CS}), filtering components R_{CSF} and C_{CSF} , and optional R_P . Typically, the direct current sense signal contains a large amplitude leading edge spike associated with the turnon of the main power MOSFET, reverse recovery of the output rectifier, and other factors including charging and discharging of parasitic capacitances. Therefore, C_{CSF} and R_{CSF} form a low-pass filter that provides immunity to suppress the leading edge spike. For this converter, C_{CSF} is chosen to be 100 pF.

Without R_P , R_{CS} sets the maximum peak current in the transformer primary based on the maximum amplitude of the CS pin, which is specified to be 1 V. To achieve 1.36-A primary side peak current, a 0.75- Ω resistor is chosen for R_{CS} .

The high current sense threshold of CS helps to provide better noise immunity to the system but also results in higher losses in the current sense resistor. These current sense losses can be minimized by injecting an offset voltage into the current sense signal using R_P . R_P and R_{CSF} form a resistor divider network from the current sense signal to the reference voltage of the controller (V_{VREF}) which adds an offset to the current sense voltage. This technique still achieves current mode control with cycle-by-cycle over-current protection. To calculate required offset value (V_{OFFSET}), use 16.

$$V_{OFFSET} = \frac{R_{CSF}}{R_{CSF} + R_{P}} \times V_{REF}$$
(16)

After adding the R_P resistance, adjust the R_{CS} value accordingly.

9.2.2.6 Gate Drive Resistor

 R_G is the gate driver resistor for the power switch (Q_{SW}). The selection of this resistor value must be done in conjunction with EMI compliance testing and efficiency testing. Using a larger resistor value for R_G slows down the turnon and turnoff of the MOSFET. A slower switching speed reduces EMI but also increases the switching loss. A tradeoff between switching loss and EMI performance must be carefully performed. For this design, a 10- Ω resistor was chosen for the gate drive resistor.

9.2.2.7 VREF Capacitor

A precision 5-V reference voltage performs several important functions. The reference voltage is divided down internally to 2.5 V and connected to the error amplifier's noninverting input for accurate output voltage regulation. Other duties of the reference voltage are to set internal bias currents and thresholds for functions such as the oscillator upper and lower thresholds. Therefore, the reference voltage must be bypassed with a ceramic capacitor. A $1-\mu F$, 16-V ceramic capacitor was selected for this converter. Placement of this capacitor on the physical printed-circuit board layout must be as close as possible to the respective VREF and GND pins.

9.2.2.8 RT/CT

The internal oscillator uses a timing capacitor (C_{CT}) and a timing resistor (R_{RT}) to program the oscillator frequency and maximum duty cycle. The operating frequency can be programmed based the curves in $\[mathbb{R}\]$ 7-1, where the timing resistor can be found once the timing capacitor is selected. It is best for the timing capacitor to have a flat temperature coefficient, typical of most COG or NPO type capacitors. For this converter, 15.4 k Ω and 1000 pF were selected for R_{RT} and C_{CT} to operate at 110-kHz switching.

9.2.2.9 Start-Up Circuit

At start-up, the IC gets its power directly from the high-voltage bulk, through a high-voltage resistor (R_{START}). The selection of the start-up resistor is the tradeoff between power loss and start-up time. The current flowing through R_{START} at the minimum input voltage must be higher than the VDD current under UVLO conditions (100 μ A at its maximum value). A resistance of 420-k Ω was chosen for R_{START} , providing 250 μ A of start-up current at low-line conditions. The start-up resistor is physically comprised of two 210-k Ω resistors in series to meet the high voltage requirements and power rating at high-line.

After VDD is charged up above the UVLO-ON threshold, the UCC28C42 starts to consume full operating current. The VDD capacitor is required to provide enough energy to prevent its voltage from dropping below the UVLO-OFF threshold during start-up, before the output is able to reach its regulated level. A large bulk capacitance would hold more energy but would result in slower start-up time. In this design, a $120-\mu F$ capacitor is chosen to provide enough energy and maintain a start-up time of approximately 7 seconds. For faster start-up, the bulk capacitor value may be decreased or the R_{START} resistor modified to a lower value.

9.2.2.10 Voltage Feedback Compensation

Feedback compensation, also called closed-loop control, can reduce or eliminate steady state error, reduce the sensitivity of the system to parametric changes, change the gain or phase of a system over some desired frequency range, reduce the effects of small signal load disturbances and noise on system performance, and create a stable system from an unstable system. A system is stable if its response to a perturbation is that the perturbation eventually dies out. A peak current mode flyback uses an outer voltage feedback loop to stabilize the converter. To adequately compensate the voltage loop, the open-loop parameters of the power stage must be determined.

9.2.2.10.1 Power Stage Poles and Zeroes

The first step in compensating a fixed frequency flyback is to verify if the converter is continuous conduction mode (CCM) or discontinuous conduction mode (DCM). If the primary inductance (L_P) is greater than the inductance for DCM or CCM boundary mode operation, called the critical inductance (L_{Pcrit}), then the converter operates in CCM:

$$L_{P} > L_{Pcrit}$$
, then CCM (17)

$$L_{Pcrit} = \frac{R_{OUT} \times (N_{PS})^2}{2 \times f_{SW}} \times \left(\frac{V_{IN}}{V_{IN} + V_{OUT} \times N_{PS}}\right)^2$$
(18)

For the entire input voltage range, the selected inductor has a value larger than the critical inductor. Therefore, the converter operates in CCM and the compensation loop requires design based on CCM flyback equations.

The current-to-voltage conversion is done externally with the ground-referenced R_{CS} and the internal 2R/R resistor divider which sets up the internal current sense gain, A_{CS} = 3. The exact value of these internal resistors is not critical but the IC provides tight control of the resistor divider ratio, so regardless of the actual resistor value variations their relative value to each other is maintained.

The DC open-loop gain (G_O) of the fixed-frequency voltage control loop of a peak current mode control CCM flyback converter shown in 方程式 19 is approximated by first using the output load (R_{OUT}) , the primary to secondary turns ratio (N_{PS}) , and the maximum duty cycle (D) as calculated in 方程式 20.

$$G_{0} = \frac{R_{OUT} \times N_{PS}}{R_{CS} \times A_{CS}} \times \frac{1}{\frac{(1-D)^{2}}{\tau_{L}} + (2 \times M) + 1}$$
(19)

In 方程式 19, D is calculated with 方程式 20, τ_L is calculated with 方程式 21, and M is calculated with 方程式 22

$$D = \frac{N_{PS} \times V_{OUT}}{V_{BULKmin} + (N_{PS} \times V_{OUT})}$$
(20)

$$\tau_{L} = \frac{2 \times L_{P} \times f_{SW}}{R_{OUT} \times (N_{PS})^{2}}$$
(21)

$$M = \frac{V_{OUT} \times N_{PS}}{V_{BULKmin}}$$
(22)

For this design, a converter with an output voltage (V_{OUT}) of 12 V, and 48 W relates to an output load (R_{OUT}) equal to 3 Ω at full load. With a maximum duty cycle of 0.627, a current sense resistance of 0.75 Ω , and a primary to secondary turns-ratio of 10, the open-loop gain calculates to 3.082 or 9.776 dB.

A CCM flyback has two zeroes that are of interest. The ESR and the output capacitance contribute a left-half plane zero (ω_{ESRz}) to the power stage, and the frequency of this zero (f_{ESRz}), are calculated with 方程式 23 and 方程式 24.

$$\omega_{\rm ESRz} = \frac{1}{R_{\rm ESR} \times C_{\rm OUT}} \tag{23}$$

$$f_{ESRz} = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}}$$
(24)

The f_{ESRz} zero for an output capacitance of 2200 μF and a total ESR of 43 m Ω is located at 1.682 kHz.

CCM flyback converters have a zero in the right-half plane (RHP) in their transfer function. A RHP zero has the same 20 dB per decade rising gain magnitude with increasing frequency just like a left-half plane zero, but it adds a 90° phase lag instead of lead. This phase lag tends to limit the overall loop bandwidth. The frequency location (f_{RHPz}) of the RHP zero (f_{RHPz}) is a function of the output load, the duty cycle, the primary inductance (f_{RHPz}), and the primary to secondary side turns ratio (f_{RHPS}).

$$\omega_{\text{RHPz}} = \frac{R_{\text{OUT}} \times (1 - D)^2 \times (N_{\text{PS}})^2}{L_{\text{P}} \times D}$$
(25)

$$f_{RHPz} = \frac{R_{OUT} \times (1 - D)^2 \times (N_{PS})^2}{2 \times \pi \times L_P \times D}$$
(26)

The right-half plane zero frequency increases with higher input voltage and lighter load. Generally, the design requires consideration of the worst case of the lowest right-half plane zero frequency and the converter must be compensated at the minimum input and maximum load condition. With a primary inductance of 1.5 mH, at 75-V DC input, the RHP zero frequency (f_{RHPz}) is equal to 7.07 kHz at maximum duty cycle, full load.

The power stage has one dominate pole (ω_{P1}) which is in the region of interest, located at a lower frequency (f_{P1}); which is related to the duty cycle, the output load, and the output capacitance, and calculated with 方程式 28. There is also a double pole placed at half the switching frequency of the converter (f_{P2}) calculated with 方程 30. For this example, pole f_{P1} is located at 40.37 Hz and f_{P2} is at 55 kHz.

$$\omega_{P1} = \frac{(1-D)^3}{\tau_L} + 1 + D - \frac{1}{R_{OUT} \times C_{OUT}}$$
(27)

$$f_{P1} = \frac{\frac{(1-D)^3}{\tau_L} + 1 + D}{2 \times \pi \times R_{OUT} \times C_{OUT}}$$
(28)

$$\omega_{P2} = \pi \times f_{SW} \tag{29}$$

$$f_{P2} = \frac{f_{SW}}{2} \tag{30}$$

9.2.2.10.2 Slope Compensation

Slope compensation is the large signal subharmonic instability that can occur with duty cycles that may extend beyond 50% where the rising primary side inductor current slope may not match the falling secondary side current slope. The subharmonic oscillation would result in an increase in the output voltage ripple and may even limit the power handling capability of the converter.

The target of slope compensation is to achieve an ideal quality coefficient (Q_P), equal to 1 at half of the switching frequency. The Q_P is calculated with 方程式 31.

$$Q_{P} = \frac{1}{\pi \times [M_{C} \times (1 - D) - 0.5]}$$
(31)

where

- · D is the primary side switch duty cycle
- M_C is the slope compensation factor, which is defined with 方程式 32

$$M_{C} = \frac{S_{e}}{S_{n}} + 1 \tag{32}$$

where

- S_e is the compensation ramp slope
- S_n is the inductor rising slope

The optimal goal of the slope compensation is to achieve $Q_P = 1$; upon rearranging 方程式 32 the ideal value of slope compensation factor is determined:

$$M_{\text{ideal}} = \frac{\frac{1}{\pi} + 0.5}{1 - D} \tag{33}$$

For this design to have adequate slope compensation, M_C must be 2.193 when D reaches it maximum value of 0.627.

The inductor rising slope (S_n) at the CS pin is calculated with 方程式 34.

$$S_{n} = \frac{V_{\text{INmin}} \times R_{\text{CS}}}{L_{\text{P}}} = 0.038 \frac{V}{\mu \text{s}}$$
(34)

The compensation slope (S_e) is calculated with 方程式 35.

$$S_e = (M_C - 1) \times S_n = 44.74 \frac{mV}{\mu s}$$
 (35)

The compensation slope is added into the system through R_{RAMP} and R_{CSF} . The C_{RAMP} is an AC-coupling capacitor that allows the voltage ramp of the oscillator to be used without adding an offset to the current sense; select a value to approximate a high-frequency short circuit, such as 10 nF, as a starting point and make adjustments if required. The R_{RAMP} and R_{CSF} resistors form a voltage divider from the oscillator charge slope and this proportional ramp is injected into the CS pin to add slope compensation. Choose the value of R_{RAMP} to be much larger than the R_{RT} resistor so that it does not load down the internal oscillator and result in a frequency shift. The oscillator charge slope is calculated using the peak-to-peak voltage of the RT/CT sawtooth waveform (V_{OSCpp}) equal to 1.9 V, and the minimum ON time, as shown in \hbar R_{RAMP} 37.

$$t_{\rm ONmin} = \frac{D}{f_{\rm SW}} \tag{36}$$

$$S_{OSC} = \frac{V_{OSCpp}}{t_{ONmin}} = \frac{1.9 \text{ V}}{5.7 \text{ }\mu\text{s}} = 333 \frac{\text{mV}}{\text{}\mu\text{s}}$$
(37)

To achieve a 44.74-mV/ μ s compensation slope, R_{CSF} is calculated with 方程式 38. In this design, R_{RAMP} is selected as 24.9 k Ω , a 3.8-k Ω resistor was selected for R_{CSF}.

$$R_{CSF} = \frac{R_{RAMP}}{\frac{S_{OSC}}{S_e} - 1}$$
(38)

9.2.2.10.3 Open-Loop Gain


Once the power stage poles and zeros are calculated and the slope compensation is determined, the power stage open-loop gain and phase of the CCM flyback converter can be plotted as a function of frequency. The power stage transfer function can be characterized with 方程式 39.

$$H_{OPEN}(s) = G_0 \times \frac{\left(1 + \frac{s(f)}{\omega_{ESRz}}\right) \times \left(1 - \frac{s(f)}{\omega_{RHPz}}\right)}{1 + \frac{s(f)}{\omega_{P1}}} \times \frac{1}{1 + \frac{s(f)}{\omega_{P2} \times Q_P} + \frac{s(f)^2}{(\omega_{P2})^2}}$$
(39)

The bode for the open-loop gain and phase can be plotted by using 方程式 40.

$$Gain_{OPEN}(s) = 20 \times log(|H_{OPEN}(s)|)$$
(40)

See 图 9-4 and 图 9-5.






图 9-5. Converter Open-Loop Bode Plot - Phase

9.2.2.10.4 Compensation Loop

The design of the compensation loop involves selecting the appropriate components so that the required gain, poles, and zeros can be designed to result in a stable system over the entire operating range. There are three distinct portions of the loop: the TL431, the opto-coupler, and the error amplifier. Each of these stages combines with the power stage to result in a stable robust system.

For good transient response, the bandwidth of the finalized design must be as large as possible. The bandwidth of a CCM flyback, f_{BW} , is limited to $\frac{1}{4}$ of the RHP zero frequency, or approximately 1.77 kHz using $\frac{1}{1}$ $\frac{$

$$f_{BW} = \frac{f_{RHPz}}{4} \tag{41}$$

The gain of the open-loop power stage at f_{BW} can be calculated using 方程式 40 or can be observed on the Bode plot (图 9-4) and is equal to -19.55 dB and the phase at f_{BW} is equal to -58° .

The secondary side portion of the compensation loop begins with establishing the regulated steady state output voltage. To set the regulated output voltage, a TL431 adjustable precision shunt regulator is ideally suited for use on the secondary side of isolated converters due to its accurate voltage reference and internal op-amp. The resistors used in the divider from the output terminals of the converter to the TL431 REF pin are selected based upon the desired power consumption. Because the REF input current for the TL431 is only 2 μ A, selecting the resistors for a divider current (I_{FB_REF}) of 1 mA results in minimal error. The top divider resistor (R_{FBU}) is calculated:

$$R_{FBU} = \frac{V_{OUT} - REF_{TL431}}{I_{FB_REF}}$$
(42)

The TL431 reference voltage (REF_{TL431}) has a typical value of 2.495 V. A 9.53-k Ω resistor is chosen for R_{FBU}. To set the output voltage to 12 V, 2.49 k Ω is used for R_{FBB}.

$$R_{FBB} = \frac{REF_{TL431}}{V_{OUT} - REF_{TL431}} \times R_{FBU}$$
(43)

For good phase margin, a compensator zero (f_{COMPz}) is required and should be placed at 1/10th the desired bandwidth:

$$f_{\text{COMPz}} = \frac{f_{\text{BW}}}{10} \tag{44}$$

$$\omega_{\text{COMPz}} = 2 \times \pi \times f_{\text{COMPz}} \tag{45}$$

With this converter, f_{COMPz} should be set at approximately 177 Hz. A series resistor (R_{COMPz}) and capacitor (C_{COMPz}) placed across the TL431 cathode to REF sets the compensator zero location. Setting C_{COMPz} to 0.01 μ F, R_{COMPz} is calculated:

$$R_{COMPz} = \frac{1}{\omega_{COMPz} \times C_{COMPz}}$$
(46)

Using a standard value of 88.7 k Ω for R_Z and a 0.01 μ F for C_Z results in a zero placed at 179 Hz.

In $\[\]$ 9-3, R_{TLbias} provides cathode current to the TL431 from the regulated voltage provided from the Zener diode (D_{REG}). For robust performance, 10 mA is provided to bias the TL431 by way of the 10-V Zener and a 1-k Ω resistor is used for $R_{TI\ bias}$.

The gain of the TL431 portion of the compensation loop is calculated with 方程式 47.

$$G_{TL431}(s) = \left(R_{COMPz} + \frac{1}{s(f) \times C_{ZCOMPz}}\right) \times \frac{1}{R_{FBU}}$$
(47)

A compensation pole is required at the frequency of right half plane zero or the ESR zero, whichever is lowest. Based previous the analysis, the right half plane zero (f_{RHPz}) is located at 7.07 kHz and the ESR zero (f_{ESRz}) is at 1.68 kHz; therefore, for this design, the compensation pole must be put at 1.68 kHz. The opto-coupler contains a parasitic pole that is difficult to characterize over frequency so the opto-coupler is set up with a pull-down resistor (R_{OPTO}) equal to 1 k Ω , which moves the parasitic opto-coupler pole further out and beyond the range of interest for this design.

The required compensation pole can be added to the primary side error amplifier using R_{COMPp} and C_{COMPp} . Choosing R_{COMPp} as 10 k Ω , the required value of C_{COMPp} is determined using 方程式 48.

$$C_{\text{COMPp}} = \frac{1}{2 \times \pi \times f_{\text{ESRz}} \times R_{\text{COMPp}}} = 9.46 \text{ nF}$$
(48)

A 10-nF capacitor is used for C_{COMPp} setting the compensation pole at 1.59 kHz.

Adding a DC gain to the primary-side error amplifier may be required to obtain the required bandwidth and helps to adjust the loop gain as needed. Using 4.99 k Ω for R_{FBG} sets the DC gain on the error amplifier to 2. At this point the gain transfer function of the error amplifier stage (G_{EA}(s)) of the compensation loop can be characterized using 方程式 49.

$$G_{EA}(s) = \left(\frac{R_{COMPp}}{R_{FBG}}\right) \times \left(\frac{1}{1 + s(f) \times C_{COMPp} \times R_{COMPp}}\right)$$
(49)

Using an opto-coupler whose current transfer ratio (CTR) is typically at 100% in the frequency range of interest so that CTR = 1, the transfer function of the opto-coupler stage ($G_{OPTO}(s)$) is found using 52.

$$G_{OPTO}(s) = \frac{CTR \times R_{OPTO}}{R_{LED}}$$
(50)

The bias resistor (R_{LED}) to the internal diode of the opto-coupler and the pull-down resistor on the opto emitter (R_{OPTO}) sets the gain across the isolation boundary. R_{OPTO} has already been set to 1 k Ω but the value of R_{LED} has not yet been determined.

The total closed loop gain $(G_{TOTAL}(s))$ is the combination of the open-loop power stage $(H_o(s))$, the opto gain $(G_{OPTO}(s))$, the error amplifier gain $(G_{EA}(s))$, and the gain of the TL431 stage $(G_{TL431}(s))$, as shown in 方程式 51.

$$G_{TOTAL}(s) = |H_{OPEN}(s)| \times |G_{OPTO}(s)| \times |G_{EA}(s)| \times |G_{TL431}(s)|$$

$$(51)$$

The required value for R_{LED} can be selected to achieve the desired crossover frequency (f_{BW}). By setting the total loop gain equal to 1 at the desired crossover frequency and rearranging 方程式 51, the optimal value for R_{LED} can be determined, as shown in 方程式 52.

$$R_{LED} \le |H_{OPEN}(s)| \times |CTR \times C_{OPTO}| \times |G_{EA}(s)| \times |G_{TL431}(s)|$$
(52)

A 1.3-k Ω resistor suits the requirement for R_{LFD}.


Based on the compensation loop structure, the entire compensation loop transfer function is written as 方程式 53.

$$G_{\text{CLOSED}}(s) = H_{\text{OPEN}}(s) \times \left(\frac{\text{CTR} \times R_{\text{OPTO}}}{R_{\text{LED}}}\right) \times \left(\frac{R_{\text{COMPp}}}{R_{\text{FBG}}}\right) \times \left(\frac{1}{1 + \left(s \times C_{\text{COMPp}} \times R_{\text{COMPp}}\right)}\right) \times \left(\frac{R_{\text{COMPp}}}{1 + \left(s \times C_{\text{COMPp}} \times R_{\text{COMPp}}\right)}\right)$$


$$\times \left(\frac{R_{\text{COMPz}} + \left(\frac{1}{s \times C_{\text{COMPz}}}\right)}{R_{\text{FBU}}}\right)$$
(53)


The final closed-loop bode plots are show in 89-6 and 89-7. The converter achieves a crossover frequency of approximately 1.8 kHz and has a phase margin of approximately 67°.

TI recommends checking the loop stability across all the corner cases including component tolerances to ensure system stability.



9.2.3 Application Curves





9.3 Power Supply Recommendations

The absolute maximum supply voltage is 20 V of UCC28C42, including any transients that may be present. If this voltage is exceeded, device damage is likely. This damage risk is in contrast to the predecessor bipolar devices, which could survive up to 30 V. Thus, the supply pin must be decoupled as close to the GND pin as possible.

Because no clamp is included in the device, the supply pin must be protected from external sources which could exceed the 20-V level.

To prevent false triggering due to leading edge noises, an RC current sense filter may be required on CS. Keep the time constant of the RC filter well below the minimum on-time pulse width.

To prevent noise problems with high-speed switching transients, bypass VREF to ground with a ceramic capacitor close to the IC package. A minimum of 0.1-µF ceramic capacitor is required. Additional VREF bypassing is required for external loads on the reference. An electrolytic capacitor may also be used in addition to the ceramic capacitor.

9.4 Layout

9.4.1 Layout Guidelines 9.4.1.1 Precautions

Careful layout of the printed board is a necessity for high-frequency power supplies. As the device-switching speeds and operating frequencies increase, the layout of the converter becomes increasingly important.

This 8-pin device has only a single ground for the logic and power connections. This forces the gate-drive current pulses to flow through the same ground that the control circuit uses for reference. Thus, the interconnect inductance must be minimized as much as possible. One implication is to place the device (gate driver) circuitry close to the MOSFET it is driving. This can conflict with the need for the error amplifier and the feedback path to be away from the noise generating components.

The single most critical item in a PWM controlled printed-circuit board layout is the placement of the timing capacitor. While both the supply and reference bypass capacitor locations are important, the timing capacitor placement is far more critical. Any noise spikes on the C_{CT} waveform due to lengthy printed circuit trace inductance or pick-up noise from being in proximity to high power switching noise causes a variety of operational problems. Dilemmas vary from incorrect operating frequency caused by pre-triggering the oscillator due to noise spikes to frequency jumping with varying duty cycles, also caused by noise spikes. The placement of the timing capacitor must be treated as the most important layout consideration. Keep PC traces as short as possible to minimize added series inductance.

9.4.1.2 Feedback Traces

Try to run the feedback trace as far from the inductor and noisy power traces as possible. You would also like the feedback trace to be as direct as possible and somewhat thick. These two sometimes involve a trade-off, but keeping it away from EMI and other noise sources is the more critical of the two. If possible, run the feedback trace on the side of the PCB opposite of the inductor with a ground plane separating the two.

9.4.1.3 Bypass Capacitors

When using a low value ceramic bypass capacitor, it must be placed as close to the VDD pin of the device as possible. This eliminates as much trace inductance effects as possible and give the internal device rail a cleaner voltage supply. Using surface mount capacitors also reduces lead length and lessens the chance of noise coupling into the effective antenna created by through-hole components.

9.4.1.4 Compensation Components

For best stability, external compensation components must be placed close to the IC. Keep FB lead length as short as possible and FB stray capacitance as small as possible. TI recommends surface mount components here as well for the same reasons discussed for the filter capacitors. These must not be placed very close to traces with high switching noise.

9.4.1.5 Traces and Ground Planes

Make all of the power (high current) traces as short, direct, and thick as possible. It is good practice on a standard PCB board to make the traces an absolute minimum of 15 mils (0.381 mm) per ampere. The inductor, output capacitors, and output diode must be as close to each other possible. This helps reduce the EMI radiated by the power traces due to the high switching currents through them. This also reduces lead inductance and resistance as well, which in turn reduces noise spikes, ringing, and resistive losses that produce voltage errors.

The grounds of the IC, input capacitors, output capacitors, and output diode, if applicable, must be connected close together directly to a ground plane. It would also be a good idea to have a ground plane on both sides of the PCB. This reduces noise as well by reducing ground loop errors as well as by absorbing more of the EMI radiated by the inductor. For multi-layer boards with more than two layers, a ground plane can be used to separate the power plane, where the power traces and components are, and the signal plane, where the feedback and compensation and components are, for improved performance. On multi-layer boards the use of vias is required to connect traces and different planes. It is good practice to use one standard via per 200 mA of current if the trace conducts a significant amount of current from one plane to the other.

Arrange the components so that the switching current loops curl in the same direction. Due to the way switching regulators operate, there are two power states. One state when the switch is ON and one when the switch is OFF. During each state there is a current loop made by the power components that are currently conducting. Place the power components so that during each of the two states the current loop is conducting in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles and reduces radiated EMI.



9.4.2 Layout Example




图 9-13. UCCx8C4x Layout Example

10 Device and Documentation Support

10.1 Device Support

10.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

UC384x Provides Low-Cost Current-Mode Control (SLUA143)

10.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

10.4 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。



10.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

10.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

10.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com 2-Feb-2023

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC28C40D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C40	
UCC28C40DGK	LIFEBUY	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C40	
UCC28C40DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C40	Samples
UCC28C40DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C40	Samples
UCC28C41D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C41	
UCC28C41DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C41	
UCC28C41DGK	LIFEBUY	VSSOP	DGK	8	100	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C41	
UCC28C41DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C41	Samples
UCC28C41DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C41	Samples
UCC28C42D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C42	
UCC28C42DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C42	
UCC28C42DGK	LIFEBUY	VSSOP	DGK	8	100	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C42	
UCC28C42DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C42	Samples
UCC28C42DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C42	Samples
UCC28C42DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C42	Samples
UCC28C43D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C43	
UCC28C43DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C43	
UCC28C43DGK	LIFEBUY	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C43	
UCC28C43DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C43	Samples
UCC28C43DGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 105	28C43	Samples
UCC28C43DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C43	Samples
UCC28C43DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C43	Samples
UCC28C44D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C44	
UCC28C44DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C44	





www.ti.com

2-Feb-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC28C44DGK	LIFEBUY	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C44	
UCC28C44DGKG4	LIFEBUY	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	28C44	
UCC28C44DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C44	Samples
UCC28C44DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C44	Samples
UCC28C44DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C44	Samples
UCC28C45D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C45	
UCC28C45DGK	LIFEBUY	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C45	
UCC28C45DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 105	28C45	Samples
UCC28C45DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C45	Samples
UCC28C45DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28C45	Samples
UCC38C40D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C40	
UCC38C40DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C40	Samples
UCC38C40DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C40	Samples
UCC38C40DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C40	Samples
UCC38C41D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C41	
UCC38C41DGK	ACTIVE	VSSOP	DGK	8	100	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C41	Samples
UCC38C41DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C41	Samples
UCC38C41DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C41	Samples
UCC38C42D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C42	
UCC38C42DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C42	
UCC38C42DGK	ACTIVE	VSSOP	DGK	8	100	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C42	Samples
UCC38C42DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C42	Samples
UCC38C42DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C42	Samples





www.ti.com 2-Feb-2023

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
UCC38C42DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C42	Samples
UCC38C43D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C43	
UCC38C43DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C43	
UCC38C43DGK	LIFEBUY	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C43	
UCC38C43DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C43	Samples
UCC38C43DGKRG4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI	Level-2-260C-1 YEAR	0 to 70	38C43	Samples
UCC38C43DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C43	Samples
UCC38C44D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C44	
UCC38C44DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C44	
UCC38C44DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C44	Samples
UCC38C44DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C44	Samples
UCC38C44DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C44	Samples
UCC38C45D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C45	
UCC38C45DG4	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C45	
UCC38C45DGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C45	Samples
UCC38C45DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI NIPDAUAG	Level-2-260C-1 YEAR	0 to 70	38C45	Samples
UCC38C45DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	38C45	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

PACKAGE OPTION ADDENDUM

www.ti.com 2-Feb-2023

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC28C40, UCC28C41, UCC28C42, UCC28C43, UCC28C44, UCC28C45:

- Automotive: UCC28C40-Q1, UCC28C41-Q1, UCC28C42-Q1, UCC28C43-Q1, UCC28C44-Q1, UCC28C45-Q1
- Enhanced Product: UCC28C43-EP, UCC28C45-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications



www.ti.com 15-Nov-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28C40DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C40DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C41DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C41DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C42DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C42DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C43DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C43DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C44DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C44DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28C45DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC28C45DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C40DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C41DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C42DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C43DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC38C43DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C44DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC38C45DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC28C40DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
UCC28C40DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC28C41DGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
UCC28C41DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC28C42DGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
UCC28C42DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC28C43DGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
UCC28C43DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC28C44DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
UCC28C44DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC28C45DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
UCC28C45DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC38C40DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC38C41DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC38C42DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC38C43DGKR	VSSOP	DGK	8	2500	356.0	356.0	35.0
UCC38C43DR	SOIC	D	8	2500	340.5	336.1	25.0
UCC38C44DR	SOIC	D	8	2500	340.5	336.1	25.0




PACKAGE MATERIALS INFORMATION

Ī	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	UCC38C45DR	SOIC	D	8	2500	340.5	336.1	25.0



www.ti.com 15-Nov-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC28C40D	D	SOIC	8	75	507	8	3940	4.32
UCC28C40DGK	DGK	VSSOP	8	80	330	6.55	500	2.88
UCC28C41D	D	SOIC	8	75	507	8	3940	4.32
UCC28C41DG4	D	SOIC	8	75	507	8	3940	4.32
UCC28C41DGK	DGK	VSSOP	8	100	330.2	6.6	3005	1.88
UCC28C42D	D	SOIC	8	75	507	8	3940	4.32
UCC28C42DG4	D	SOIC	8	75	507	8	3940	4.32
UCC28C42DGK	DGK	VSSOP	8	100	330.2	6.6	3005	1.88
UCC28C43D	D	SOIC	8	75	507	8	3940	4.32
UCC28C43DG4	D	SOIC	8	75	507	8	3940	4.32
UCC28C43DGK	DGK	VSSOP	8	80	330.2	6.6	3005	1.88
UCC28C44D	D	SOIC	8	75	507	8	3940	4.32
UCC28C44DG4	D	SOIC	8	75	507	8	3940	4.32
UCC28C44DGK	DGK	VSSOP	8	80	330	6.55	500	2.88
UCC28C44DGKG4	DGK	VSSOP	8	80	330	6.55	500	2.88
UCC28C45D	D	SOIC	8	75	507	8	3940	4.32
UCC28C45DGK	DGK	VSSOP	8	80	330	6.55	500	2.88
UCC38C40D	D	SOIC	8	75	507	8	3940	4.32
UCC38C40DGK	DGK	VSSOP	8	80	330.2	6.6	3005	1.88
UCC38C41D	D	SOIC	8	75	507	8	3940	4.32
UCC38C41DGK	DGK	VSSOP	8	100	330.2	6.6	3005	1.88
UCC38C42D	D	SOIC	8	75	507	8	3940	4.32
UCC38C42DG4	D	SOIC	8	75	507	8	3940	4.32
UCC38C42DGK	DGK	VSSOP	8	100	330.2	6.6	3005	1.88
UCC38C43D	D	SOIC	8	75	507	8	3940	4.32
UCC38C43DG4	D	SOIC	8	75	507	8	3940	4.32
UCC38C43DGK	DGK	VSSOP	8	80	330.2	6.6	3005	1.88
UCC38C44D	D	SOIC	8	75	507	8	3940	4.32
UCC38C44DG4	D	SOIC	8	75	507	8	3940	4.32



PACKAGE MATERIALS INFORMATION

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC38C44DGK	DGK	VSSOP	8	80	330.2	6.6	3005	1.88
UCC38C45D	D	SOIC	8	75	507	8	3940	4.32
UCC38C45DG4	D	SOIC	8	75	507	8	3940	4.32
UCC38C45DGK	DGK	VSSOP	8	80	274	6.55	500	2.88
UCC38C45DGK	DGK	VSSOP	8	80	330.2	6.6	3005	1.88



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司