## 适用于 ARM $^{\circledR}$ Cortex $^{\text {TM }}$－A8／A9 SOC 和 FPGA 的 TPS65218D0 电源管理

## 1 器件概述

## 1.1 特性

－具有集成开关 FET 的 3 个可调节降压转换器
（DCDC1，DCDC2，DCDC3）：

- DCDC1：默认电压为 1.1 V ，电流高达 1.8 A
- DCDC2：默认电压为 1.1 V ，电流高达 1.8 A
- DCDC3：默认电压为 1．2V，电流高达 1．8A
- 输入电压范围：2．7V 至5．5V
- 可调节输出电压范围：0．85V 至 1．675V（DCDC1 和 DCDC2）
- 可调节输出电压范围： 0.9 V 至 3.4 V （DCDC3）
- 轻负载电流状态下进入节能模式
- 100\％占空比，可实现最低压降
- 禁用时支持有源输出放电
- 具有集成开关 FET 的 1 个可调节降压／升压转换器 （DCDC4）：
- DCDC4：默认电压为 3．3V，电流高达 1．6A
- 输入电压范围：2．7V 至 5.5 V
- 可调节输出电压范围：1．175V 至 3．4V
- 禁用时支持有源输出放电
- 2 个适用于备用电池域的低静态电流，高效降压转

换器（DCDC5，DCDC6）

- DCDC5：1V 输出电压
- DCDC6：1．8V 输出电压
- 输入电压范围：2．2V 至5．5V
- 由系统电源或备用纽扣电池供电
- 可调节通用 LDO（LDO1）
- LDO1：电流高达 400mA 时，默认值为 1.8 V


## 1.2 应用

- 工业自动化
- 电子销售点（ePOS）
- 测试和测量
- 个人导航


## 1.3 说明

TPS65218D0 是一款单片电源管理 IC（PMIC），专为支持便携式（锂离子电池）和非便携式（5V 适配器）应用中的 AM 335 x 和 AM 438 x 系列处理器而设计。此器件的额定工作温度范围为 $-40^{\circ} \mathrm{C}$ 至 $+105^{\circ} \mathrm{C}$ ，非常适合各种工业应用。

TPS65218D0 经过专门设计，以便为 AM438x 处理器的所有功能提供电源管理。直流／直流转换器 DCDC1至 DCDC4 分别专门为内核，MPU，DDR 内存以及 3.3 V 模拟和 $\mathrm{I} / \mathrm{O}$ 供电。LDO1 为处理器提供 1.8 V 模拟电压和 I／O。GPIO1 和 GPO2 可实现内存复位，GPIO3 可实现 DCDC1 和 DCDC2 转换器的热复位（仅限 $335 x$ ）利用 $\mathrm{I}^{2} \mathrm{C}$ 接口，用户可以启用和禁用所有电压稳压器，负载开关 和 GPIO。此外，可以通过 $\mathrm{I}^{2} \mathrm{C}$ 对 UVLO 和监控器电压阈值，加电序列和断电序列进行编程。也可监控因过热，过流和欠压引起的中断。该监控器可监测 DCDC1 到 DCDC4 以及 LDO1。监控器具有两种设置，一种针对典型的欠压容差（STRICT＝ Ob），一种针对很小的欠压和过压容差（STRICT＝1b）。电源正常信号指示五个电压稳压器正常调节。

三个迟滞降压转换器专门用于为处理器内核，MPU 和 DDRx 内存供电。每个转换器的默认输出电压均可通过 $I^{2} C$ 接口来调节。 DCDC1 和 DCDC2 采用动态电压调节，可在处理器的所有操作点供电。DCDC1 和 DCDC2 还具有可编程的压摆率，有助于保护处理器组件。DCDC3 在处理器处于休眠模式时仍然可得到供电，从而保持向 DDRx 内存供电。如果系统电源出现故障或被禁用，则备用电源为处理器的 tamper，RTC或者这两个域提供 2 个降压转换器。如果 PMIC 同时连接了系统电源和纽扣电池，则不会消耗纽扣电池的电量。独立的电源正常信号可监测备用转换器。备用电池监视器可用于确定纽扣电池的电量。

TPS65218D0 器件采用 48 引脚 VQFN 封装（ $6 \mathrm{~mm} \times 6 \mathrm{~mm}, ~ 0.4 \mathrm{~mm}$ 间距）。

| 器件信息（1） |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| 器件型号 | 封装 | 封装尺寸（标称值） |  |  |  |  |
| TPS65218D0 | VQFN $(48)^{(2)}$ | $6.00 \mathrm{~mm} \times 6.00 \mathrm{~mm}$ |  |  |  |  |
|  | HTQFP $(48)$ | $7.00 \mathrm{~mm} \times 7.00 \mathrm{~mm}$ |  |  |  |  |

（1）如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。
（2）VQFN 封装仅供预览。

## 1.4 简化原理图



图 1－1．简化原理图

## 内容

1 器件概述．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 1
1.1 特性．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\frac{1}{1}$
1.2 应用．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\frac{1}{1}$
1.3 说明．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．
1.4 简化原理图．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 3

2 修订历史记录．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 4
3 Pin Configuration and Functions．．．．．．．．．．．．．．．．．．．．．．$\overline{5}$
3.1 Pin Functions．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 5

4 Specifications ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 7
4．1 Absolute Maximum Ratings ．．．．．．．．．．．．．．．．．．．．．．．．．．．． 7
4．2 ESD Ratings．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 7
4．3 Recommended Operating Conditions ．．．．．．．．．．．．．．．．． 8
4．4 Thermal Information．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 8
4．5 Electrical Characteristics ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 9
4．6 Timing Requirements ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 18
4．7 Typical Characteristics ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 20
5 Detailed Description ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 21
5．1 Overview ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 21
5．2 Functional Block Diagram．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\underline{22}$
5．3 Feature Description ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\underline{23}$

5．4 Device Functional Modes ．．．．．．．．．．．．．．．．．．．．．．．．．．．． 47
5．5 Programming ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 48
5．6 Register Maps ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 50
6 Application and Implementation ．．．．．．．．．．．．．．．．．．．．．$\underline{\underline{92}}$
6．1 Application Information ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 92
6．2 Typical Application ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 94
7 Power Supply Recommendations ．．．．．．．．．．．．．．．．．．．． 98
8 Layout ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 98
8．1 Layout Guidelines ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 98
8．2 Layout Example．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 98
9 器件和文档支持．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 100
9.1 器件支持..........................................
9.2 文档支持 ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 100
9.3 接收文档更新通知．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．
9.4 社区资源 ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 100
9.5 商标 ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 100

9．7 Glossary．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\frac{101}{101}$
10 机械，封装和可订购信息．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 101

## 2 修订历史记录

注：之前版本的页码可能与当前版本有所不同。
Changes from Revision A（July 2018）to Revision B Page
－已添加 全新 应用 ..... 1
－Added updates to Description column in the Pin Functions table ..... 5
－Added table note ..... 19
－Changed the location of Backup Supply Power－Good section ..... 28
－Added Programming section ..... 48
Changes from Original（December 2017）to Revision A Page
－Changed the maximum value for the input voltage for the LS3 parameter from 100 V to 10 V in the Recommended Operating Conditions table ..... 8
－Added the List of Recommended Capacitors table in the Output Capacitor Selection section ..... 96

## 3 Pin Configuration and Functions

Figure 3-1 shows the 48 -pin RSL Plastic Quad Flatpack No-Lead. Figure 3-2 shows the 48 -pin PHP PowerPAD ${ }^{\text {TM }}$ Plastic Quad Flatpack.


Figure 3-1. 48-Pin RSL VQFN With Exposed Thermal Pad
(Top View, $6 \mathrm{~mm} \times 6 \mathrm{~mm} \times 1 \mathrm{~mm}$ With $0.4-\mathrm{mm}$ Pitch)


Figure 3-2. 48-Pin PHP PowerPADTM HTQFP (Top View, $7 \mathrm{~mm} \times 7 \mathrm{~mm} \times 1 \mathrm{~mm}$ With $0.5-\mathrm{mm}$ Pitch)

### 3.1 Pin Functions

Pin Functions

| PIN |  | DESCRIPTION |  |
| :--- | :---: | :---: | :--- | :--- |
| NO. | NAME |  |  |
| 1 | IN_DCDC1 | P | Input supply pin for DCDC1. |
| 2 | SDA | I/O | Data line for the I ${ }^{2}$ C interface. Connect to pullup resistor. |
| 3 | SCL | I | Clock input for the I $^{2}$ C interface. Connect to pullup resistor. |
| 4 | LDO1 | O | Output voltage pin for LDO1. Connect to capacitor. |
| 5 | IN_LDO1 | P | Input supply pin for LDO1. |
| 6 | IN_LS3 | P | Input supply pin for load switch 3. |
| 7 | LS3 | O | Output voltage pin for load switch 3. Connect to capacitor. |
| 8 | PGOOD | O | Power-good output (configured as open drain). Pulled low when either DCDC1-4 or LDO1 are out of <br> regulation. Load switches and DCDC5-6 do not affect PGOOD pin. |
| 9 | AC_DET | I | AC monitor input and enable for DCDC1-4, LDO1 and load switches. See Section 5.4.1 for details. Tie pin to <br> IN_BIAS if not used. |
| 10 | nPFO | O | Power-fail comparator output, deglitched (open drain). Pin is pulled low when PFI input is below power-fail <br> threshold. |
| 11 | GPIO1 | I/O | Pin configured as DDR reset-input (driving GPO2) or as general-purpose, open-drain output. See <br> Section 5.3.1.14 for more information. |
| 12 | IN_DCDC4 | P | Input supply pin for DCDC4. |
| 13 | L4A | P | Switch pin for DCDC4. Connect to inductor. |
| 14 | L4B | P | Switch pin for DCDC4. Connect to inductor. |
| 15 | DCDC4 | P | Output voltage pin for DCDC4. Connect to capacitor. |

## Pin Functions (continued)

| PIN |  | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| NO. | NAME |  |  |
| 16 | PFI | 1 | Power-fail comparator input. Connect to resistor divider. |
| 17 | DC34_SEL | 1 | Power-up default selection pin for DCDC3 or DCDC4. Power-up default is programmed by a resistor connected to ground. See Section 5.3.1.13 for resistor options. |
| 18 | IN_nCC | 0 | Output pin indicates if DCDC5 and DCDC6 are powered from main supply (IN_BU) or coin-cell battery (CC). Pin is push-pull output. Pulled low when PMIC is powered from coin cell battery. Pulled high when PMIC is powered from main supply (IN_BU). |
| 19 | PGOOD_BU | 0 | Power-good, push-pull output for DCDC5 and DCDC6. Pulled low when either DCDC5 or DCDC6 is out of regulation. Pulled high (to DCDC6 output voltage) when both rails are in regulation. |
| 20 | L5 | P | Switch pin for DCDC5. Connect to inductor. |
| 21 | FB5 | I | Feedback voltage pin for DCDC5. Connect to output capacitor. |
| 22 | FB6 | 1 | Feedback voltage pin for DCDC6. Connect to output capacitor. |
| 23 | L6 | P | Switch pin for DCDC6. Connect to inductor. |
| 24 | SYS_BU | P | System voltage pin for battery-backup supply power path. Connect to $1-\mu \mathrm{F}$ capacitor. Connecting any external load to this pin is not recommended. |
| 25 | CC | P | Coin cell battery input. Serves as the supply to DCDC5 and DCDC6 if no voltage is applied to IN_BU. Tie this pin to ground if it is not in use. |
| 26 | GPIO3 | I/O | Pin can be configured as warm reset (negative edge) for DCDC1/2 or as a general-purpose, open-drain output. See Section 5.3.1.14 for more details. |
| 27 | IN_BU | P | Default input supply pin for battery backup supplies (DCDC5 and DCDC6). |
| 28 | N/C |  |  |
| 29 | N/C | - | No connect. Leave pin floating. |
| 30 | LS1 | 0 | Output voltage pin for load switch 1. Connect to capacitor. |
| 31 | IN_LS1 | P | Input supply pin for load switch 1. |
| 32 | IN_LS2 | P | Input supply pin for load switch 2. |
| 33 | LS2 | $\bigcirc$ | Output voltage pin for load switch 2. Connect to capacitor. |
| 34 | GPO2 | 0 | Pin configured as DDR reset signal (controlled by GPIO1) or as general-purpose output. Buffer can be configured as push-pull or open-drain. |
| 35 | INT_LDO | P | Internal bias voltage. Connect to a $1-\mu \mathrm{F}$ capacitor. TI does not recommended connecting any external load to this pin. |
| 36 | IN_BIAS | P | Input supply pin for reference system. |
| 37 | IN_DCDC3 | P | Input supply pin for DCDC3. |
| 38 | L3 | P | Switch pin for DCDC3. Connect to inductor. |
| 39 | FB3 | 1 | Feedback voltage pin for DCDC3. Connect to output capacitor. |
| 40 | nWAKEUP | 0 | Signal to SOC to indicate a power on event (active low, open-drain output). |
| 41 | FB2 | I | Feedback voltage pin for DCDC2. Connect to output capacitor. |
| 42 | L2 | P | Switch pin for DCDC2. Connect to inductor. |
| 43 | IN_DCDC2 | P | Input supply pin for DCDC2. |
| 44 | PB | 1 | Push-button monitor input. Typically connected to a momentary switch to ground (active low). See Section 5.4.1 for details. |
| 45 | nINT | 0 | Interrupt output (active low, open drain). Pin is pulled low if an interrupt bit is set. The pin returns to $\mathrm{Hi}-\mathrm{Z}$ state after the bit causing the interrupt has been read. Interrupts can be masked. |
| 46 | PWR_EN | 1 | Power enable input for DCDC1-4, LDO1 and load switches. See Section 5.4.1 for details. |
| 47 | FB1 | 1 | Feedback voltage pin for DCDC1. Connect to output capacitor. |
| 48 | L1 | P | Switch pin for DCDC1. Connect to inductor. |
| - | Thermal Pad | P | Power ground and thermal relief. Connect to ground plane. |

## 4 Specifications

### 4.1 Absolute Maximum Ratings

Operating under free-air temperature range (unless otherwise noted) ${ }^{(1)}$

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 4.2 ESD Ratings

|  |  |  | VALUE | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  | Electrostatic | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ${ }^{(1)}$ | $\pm 2000$ |  |
| $V_{\text {(ESD }}$ | discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ${ }^{(2)}$ | $\pm 500$ |  |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)


### 4.4 Thermal Information

| THERMAL METRIC ${ }^{(1)}$ |  | TPS65218D0 |  | UNIT |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \hline \text { RSL (VQFN) } \\ \hline 16 \text { PINS } \end{gathered}$ | $\begin{gathered} \hline \text { PHP (HTQFP) } \\ \hline 16 \text { PINS } \end{gathered}$ |  |
|  |  |  |  |  |
| $\mathrm{R}_{\text {өJC(top) }}$ | Junction-to-case (top) | 17.2 | 13.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJB }}$ | Junction-to-board | 5.8 | 7.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJA }}$ | Thermal resistance, junction to ambient. JEDEC 4-layer, high-K board. | 30.6 | 26.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J T}$ | Junction-to-package top | 0.2 | 0.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\Psi_{J B}$ | Junction-to-board | 5.6 | 7.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {өJC(bot) }}$ | Junction-to-case (bottom) | 1.5 | 0.7 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]TPS65218D0
www.ti.com.cn

### 4.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)


## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{P G}$ | Power-good threshold | $\mathrm{V}_{\text {OUT }}$ falling | STRICT $=0 \mathrm{~b}$ | 88.5\% | 90\% | 91.5\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ | 96\% | 96.5\% | 97\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {Out }}$ rising | STRICT $=0 \mathrm{~b}$ | 3.8\% | 4.1\% | 4.4\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ | 0.25\% |  |  |  |
|  | Deglitch | $\mathrm{V}_{\text {OUt }}$ falling | STRICT $=0 \mathrm{~b}$ | 1 |  |  | ms |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 50 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\text {Out }}$ rising | STRICT $=0 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  |  |  | STRICT $=1 \mathrm{~b}$ | 10 |  |  | $\mu \mathrm{s}$ |
|  | Time-out | Occurs at enable of DCDC1 and after DCDC1 register write (register 0x16) |  | 5 |  |  | ms |
| Vov | Overvoltage detection threshold | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  | 103\% | 103.5\% | 104\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ falling, STRICT $=1 \mathrm{~b}$ |  |  | 0.25\% |  |  |
|  | Deglitch | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  |  | 50 |  | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {INRUSH }}$ | Inrush current | $\mathrm{V}_{\text {IN_DCDC }}=3.6 \mathrm{~V} ; \mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ |  |  |  | 500 | mA |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistor |  |  | 150 | 250 | 350 | $\Omega$ |
| L | Nominal inductor value | See Table 6-2 |  | 1 | 1.5 | 2.2 | $\mu \mathrm{H}$ |
|  | Tolerance |  |  | -30\% |  | 30\% |  |
| Cout | Output capacitance value | Ceramic, X5R or X7R, see Table 6-3 |  | 10 | 22 | $100^{(1)}$ | $\mu \mathrm{F}$ |

DCDC2 (1.1-V BUCK)

| $\mathrm{V}_{\text {IN }}$ DCDC2 | Input voltage range | $\mathrm{V}_{\text {IN_BIAS }}>\mathrm{V}_{\text {UVLO }}$ |  | 2.7 |  | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DCDC2 }}$ | Output voltage range | Adjustable through ${ }^{2} \mathrm{C}$ |  | 0.85 |  | 1.675 | V |
|  | DC accuracy | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V} ; 0 \mathrm{~A} \leq \mathrm{l}_{\text {OUT }} \leq 1.8 \mathrm{~A}$ |  | -2\% |  | 2\% |  |
| Dynamic accuracy |  | In respect to nominal output voltage $\mathrm{l}_{\text {OUt }}=50 \mathrm{~mA}$ to 450 mA in $<1 \mu \mathrm{~s}$ $\mathrm{C}_{\text {Out }} \geq 10 \mu \mathrm{~F}$, over full input voltage range |  | -2.5\% |  | 2.5\% |  |
| lout | Continuous output current | $\mathrm{V}_{\text {IN_DCDC2 }}>2.7 \mathrm{~V}$ |  |  |  | 1.8 | A |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current | Total curren switching, no | Device not |  | 25 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | High-side FET on resistance | $\mathrm{V}_{\text {IN_DCDC2 }}=3.6 \mathrm{~V}$ |  |  | 230 | 355 | m |
|  | Low-side FET on resistance | $\mathrm{V}_{\text {IN } \mathrm{VCDCD}}=3.6 \mathrm{~V}$ |  |  | 90 | 145 | $\mathrm{m} \Omega$ |
| lıimit | High-side current limit | $\mathrm{V}_{1 \mathrm{~N} \_ \text {DCDC2 }}=3.6 \mathrm{~V}$ |  |  | 2.8 |  | A |
|  | Low-side current limit | $\mathrm{V}_{\text {IN_DCDC2 }}=3.6 \mathrm{~V}$ |  | 3.1 |  |  | A |
| $V_{P G}$ | Power-good threshold | $\mathrm{V}_{\text {OUT }}$ falling | STRICT $=0 \mathrm{~b}$ | 88.5\% | 90\% | 91.5\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ | 96\% | 96.5\% | 97\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ rising | STRICT $=0 \mathrm{~b}$ | 3.8\% | 4.1\% | 4.4\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 0.25\% |  |  |
|  | Deglitch | $V_{\text {OUt }}$ falling | STRICT $=0 \mathrm{~b}$ |  | 1 |  | ms |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 50 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\text {OUT }}$ rising | STRICT $=0 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  | Time-out | Occurs at en register write | d after DCDC2 |  | 5 |  | ms |
| $\mathrm{V}_{\text {OV }}$ | Overvoltage detection threshold | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  | 103\% | 103.5\% | 104\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ falling, STRICT $=1 \mathrm{~b}$ |  |  | 0.25\% |  |  |
|  | Deglitch | $V_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  |  | 50 |  | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {INRUSH }}$ | Inrush current | $\mathrm{V}_{\text {IN_DCDC2 }}=3.6 \mathrm{~V}$; C Cout $=10 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ |  |  |  | 500 | mA |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistor |  |  | 150 | 250 | 350 | $\Omega$ |

(1) $500-\mu \mathrm{F}$ of remote capacitance can be supported for DCDC1/2.

TPS65218D0
www.ti.com.cn

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | Nominal inductor value | See Table 6-2 |  | 1 | 1.5 | 2.2 | $\mu \mathrm{H}$ |
|  | Tolerance |  |  | -30\% |  | 30\% |  |
| Cout | Output capacitance value | Ceramic, X5R or X7R, see Table 6-3 |  | 10 | 22 | $100^{(1)}$ | $\mu \mathrm{F}$ |
| DCDC3 (1.2-V BUCK) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ DCDC3 | Input voltage range | $\mathrm{V}_{\text {IN_BIAS }}>\mathrm{V}_{\text {UVLO }}$ |  | 2.7 |  | 5.5 | V |
|  | Output voltage range | Adjustable through ${ }^{2} \mathrm{C}$ |  | 0.9 |  | 3.4 | V |
| $\mathrm{V}_{\text {DCDC3 }}$ | DC accuracy | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathbb{I}} \leq 5.5 \mathrm{~V} ; 0 \mathrm{~A} \leq \mathrm{I}_{\mathrm{OUT}} \leq 1.8 \mathrm{~A}, \\ & \mathrm{~V}_{\text {IN_DCDC }} \geq\left(\mathrm{V}_{\mathrm{DCDC}}+700 \mathrm{mV}\right) \end{aligned}$ |  | -2\% |  | 2\% |  |
|  | Dynamic accuracy | In respect to nominal output voltage $\mathrm{I}_{\text {OUt }}=50 \mathrm{~mA}$ to 450 mA in $<1 \mu \mathrm{~s}$ $\mathrm{C}_{\text {Out }} \geq 10 \mu \mathrm{~F}$, over full input voltage range |  | -2.5\% |  | -2.5\% |  |
| Iout | Continuous output current | $\mathrm{V}_{\text {IN_DCDC3 }}>2.7 \mathrm{~V}$ |  |  |  | 1.8 | A |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current | Total current from IN_DCDC3 pin; Device not switching, no load |  |  | 25 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | High-side FET on resistance | $\mathrm{V}_{\mathrm{IN} \text { _DCDC3 }}=3.6 \mathrm{~V}$ |  |  | 230 | 345 | m |
|  | Low-side FET on resistance | $\mathrm{V}_{\text {IN } \mathrm{VCDCO}}=3.6 \mathrm{~V}$ |  |  | 100 | 150 |  |
| lıimit | High-side current limit | $\mathrm{V}_{\text {IN_DCDC3 }}=3.6 \mathrm{~V}$ |  |  | 2.8 |  | A |
|  | Low-side current limit | $\mathrm{V}_{\text {IN_DCDC3 }}=3.6 \mathrm{~V}$ |  | 3 |  |  |  |
| $V_{P G}$ | Power-good threshold | $\mathrm{V}_{\text {Out }}$ falling | STRICT $=0 \mathrm{~b}$ | 88.5\% | 90\% | 91.5\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ | 95\% | 95.5\% | 96\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ rising | STRICT $=0 \mathrm{~b}$ | 3.8\% | 4.1\% | 4.4\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 0.25\% |  |  |
|  | Deglitch | $\mathrm{V}_{\text {OUt }}$ falling | STRICT $=0 \mathrm{~b}$ |  | 1 |  | ms |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 50 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\text {OUT }}$ rising | STRICT $=0 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  | Time-out | Occurs at register writ | after DCDC3 |  | 5 |  | ms |
| $\mathrm{V}_{\text {OV }}$ | Overvoltage detection threshold | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  | 104\% | 104.5\% | 105\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ falling, STRICT $=1 \mathrm{~b}$ |  |  | 0.25\% |  |  |
|  | Deglitch | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  |  | 50 |  | $\mu \mathrm{s}$ |
| $\mathrm{I}_{\text {INRUSH }}$ | Inrush current | $\mathrm{V}_{\text {IN_DCDC3 }}=3.6 \mathrm{~V}$; $\mathrm{C}_{\text {OUT }}=10 \mu \mathrm{~F}$ to $100 \mu \mathrm{~F}$ |  |  |  | 500 | mA |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistor |  |  | 150 | 250 | 350 | $\Omega$ |
| L | Nominal inductor value | See Table 6-2 |  | 1.0 | 1.5 | 2.2 | $\mu \mathrm{H}$ |
|  | Tolerance |  |  | -30\% |  | 30\% |  |
| Cout | Output capacitance value | Ceramic, X5R or X7R, see Table 6-3 |  | 10 | 22 | 100 | $\mu \mathrm{F}$ |
| DCDC4 (3.3-V BUCK-BOOST) / ANALOG AND I/O |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN_DCDC4 }}$ | Input voltage operating range | $\mathrm{V}_{\text {IN_BIAS }}>\mathrm{V}_{\text {UVLO }},-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |  | 2.8 |  | 5.5 | V |
| $\mathrm{V}_{\text {DCDC4 }}$ | Output voltage range | Adjustable through $\mathrm{I}^{2} \mathrm{C}$ |  | 1.175 |  | 3.4 | V |

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DCDC4 }}$ | DC accuracy | $\begin{aligned} & 4.2 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V} ; \\ & 3 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \leq 3.4 \mathrm{~V} \\ & 0 \mathrm{~A} \leq \text { IOUT } \leq 1.6 \mathrm{~A} \end{aligned}$ |  | -2\% |  | 2\% |  |
|  |  | $\begin{aligned} & 3.3 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 4.2 \mathrm{~V} \text {; } \\ & 3 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \leq 3.4 \mathrm{~V} \\ & 0 \mathrm{~A} \leq \text { IOUT } \leq 1.3 \mathrm{~A} \end{aligned}$ |  | -2\% |  | 2\% |  |
|  |  | $\begin{aligned} & 2.8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 3.3 \mathrm{~V} ; \\ & 3 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \leq 3.4 \mathrm{~V} \\ & 0 \mathrm{~A} \leq \mathrm{I}_{\text {OUT }} \leq 1 \mathrm{~A} \end{aligned}$ |  | -2\% |  | 2\% |  |
|  |  | $\begin{aligned} & 2.8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V} ; \\ & 1.65 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \leq 3 \mathrm{~V} \\ & 0 \mathrm{~A} \leq \mathrm{l}_{\text {OUT }} \leq 1 \mathrm{~A} \end{aligned}$ |  | -2\% |  | 2\% |  |
|  |  | $\begin{aligned} & 2.8 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V} ; \\ & 1.175 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \leq 1.65 \mathrm{~V} \\ & 0 \mathrm{~A} \leq \text { I OUT } \leq 1 \mathrm{~A} \\ & \hline \end{aligned}$ |  | -2.5\% |  | 2.5\% |  |
| Output voltage ripple |  | PFM mode enabled; $4.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V}$; $0 \mathrm{~A} \leq \mathrm{I}_{\mathrm{OUT}} \leq 1.6 \mathrm{~A}$ $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  |  |  | 150 | $m V_{p p}$ |
|  | Minimum duty cycle in stepdown mode |  |  |  |  | 18\% |  |
| Iout | Continuous output current | $\mathrm{V}_{\text {IN_DCDC4 }}=2.8 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  |  |  | 1 |  |
|  |  | $\mathrm{V}_{\text {IN_DCDC4 }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  |  |  | 1.3 | A |
|  |  | $\mathrm{V}_{\text {IN_DCDC4 }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  |  |  | 1.6 |  |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current | Total current from IN_DCDC4 pin; Device not switching, no load |  |  | 25 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{f}_{\text {Sw }}$ | Switching frequency |  |  |  | 2400 |  | kHz |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | High-side FET on resistance | $\mathrm{V}_{\text {IN_DCDC3 }}=3.6 \mathrm{~V}$ | IN_DCDC4 to L4A |  | 166 |  | $\mathrm{m} \Omega$ |
|  |  |  | L4B to DCDC4 |  | 149 |  |  |
|  | Low-side FET on resistance | $\mathrm{V}_{\text {IN_DCDC3 }}=3.6 \mathrm{~V}$ | L4A to GND |  | 142 | 190 |  |
|  |  |  | L4B to GND |  | 144 | 190 |  |
| $\mathrm{I}_{\text {LIMIT }}$ | Average switch current limit | $\mathrm{V}_{\text {IN }} \mathrm{DCDC4}=3.6 \mathrm{~V}$ |  |  | 3000 |  | mA |
| $\mathrm{V}_{\mathrm{PG}}$ | Power-good threshold | $V_{\text {OUt }}$ falling | STRICT $=0 \mathrm{~b}$ | 88.5\% | 90\% | 91.5\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ | 95\% | 95.5\% | 96\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ rising | STRICT $=0 \mathrm{~b}$ | 3.8\% | 4.1\% | 4.4\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 0.25\% |  |  |
|  | Deglitch | $\mathrm{V}_{\text {OUt }}$ falling | STRICT $=0 \mathrm{~b}$ |  | 1 |  | ms |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 50 |  | $\mu \mathrm{s}$ |
|  |  | $V_{\text {Out }}$ rising | STRICT $=0 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  | Time-out | Occurs at enable register write (regis | after DCDC4 |  | 5 |  | ms |
| Vov | Overvoltage detection threshold | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  | 104\% | 104.5\% | 105\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ falling, STRICT $=1 \mathrm{~b}$ |  |  | 0.25\% |  |  |
|  | Deglitch | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  |  | 50 |  | $\mu \mathrm{s}$ |
| IInrush | Inrush current | $\begin{aligned} & \mathrm{V}_{\mathbb{N} D C D C 4}=3.3 \mathrm{~V} \\ & \leq 100 \mu \mathrm{~F} \end{aligned}$ | $5.5 \mathrm{~V} ; 40 \mu \mathrm{~F} \leq \mathrm{C}_{\text {OUT }}$ |  |  | 500 | mA |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistor |  |  | 150 | 250 | 350 | $\Omega$ |
| L | Nominal inductor value | See Table 6-2 |  | 1.2 | 1.5 | 2.2 | $\mu \mathrm{H}$ |
|  | Tolerance |  |  | -30\% |  | 30\% |  |
| Cout | Output capacitance value | Ceramic, X5R or X7R, see Table 6-3 |  | 40 | 80 | 100 | $\mu \mathrm{F}$ |

## DCDC5, DCDC6 POWER PATH

TPS65218D0
www.ti.com.cn

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DCDC5, 6 input voltage range | $\mathrm{V}_{\text {IN }} \mathrm{BU}=0 \mathrm{~V}$ | 2.2 |  | 3.3 | V |
| $\mathrm{V}_{\text {IN_BU }}$ | DCDC5, 6 input voltage range ${ }^{(2)}$ |  | 2.2 |  | 5.5 | V |
| $\mathrm{t}_{\text {RISE }}$ | $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {IN }}$ bu rise time | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ to $3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN }} \mathrm{BU}=0 \mathrm{~V}$ to 5.5 V | 30 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | Power path switch impedance | CC to SYS BU $\mathrm{V}_{\mathrm{CC}}=2.4 \overline{\mathrm{~V}, \mathrm{~V}_{\mathrm{IN} \mathrm{BU}}=0 \mathrm{~V} .}$ |  | 14.5 |  | $\Omega$ |
|  | Power path switch impedance | IN_BU to SYS_BU $\mathrm{V}_{\mathrm{IN} \text { BU }}=3.6 \mathrm{~V}$ |  | 10.5 |  |  |
| $l_{\text {LEAK }}$ | Forward leakage current | Into CC pin; <br> $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN } B U}=0 \mathrm{~V}$; <br> OFF state; FSEAL = 0b; over full temperature range |  | 50 | 300 | nA |
|  | Reverse leakage current | Out of CC pin; $\mathrm{V}_{\mathrm{CC}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{IN}} \mathrm{BU}=5.5 \mathrm{~V}$; over full temperature range |  |  | 500 |  |
| $\mathrm{R}_{\mathrm{cc}}$ | Acceptable CC source impedance | $\begin{aligned} & \text { lout, DCDC5 }<10 \mu \mathrm{~A} ; \\ & \text { Iout, DCDC6 }<10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ |  |  | 1000 | $\Omega$ |
| IQ | Quiescent current | Average current into CC pin; RECOVERY or OFF state; $\mathrm{V}_{\mathrm{IN} \text { BU }}=0 \mathrm{~V}$; $\mathrm{V}_{\mathrm{CC}}=2.4 \mathrm{~V}$; DCDC5 and DCDC6 enabled, no load $T_{J}=25^{\circ} \mathrm{C}$ |  | 350 |  | nA |
| QinRUSH | Inrush charge | $\mathrm{V}_{\text {IN BIAS }}=$ decaying; $C C=3 \mathrm{~V} ; \mathrm{C}_{\text {SYS_BU }}=1 \mu \mathrm{~F}$; SYS_BU $=2.3 \mathrm{~V}$ to 3 V ; $\mathrm{CC}_{\text {series_resist }}=10 \Omega \mathrm{C}_{\mathrm{CC}}=$ $4.7 \mu \mathrm{~F}$ |  | 720 |  | nC |
|  | DCDC5 and DCDC6 band-gap sampling period | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ |  | 400 |  | ms |
| DCDC5 (1-V BATTERY BACKUP SUPPLY) |  |  |  |  |  |  |
| $V_{\text {DCDC5 }}$ | Output voltage |  |  | 1 |  | V |
|  | DC accuracy | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN BU }} \leq 5.5 \mathrm{~V} ; \\ & 1.5 \mu \mathrm{~A} \leq \mathrm{I}_{\text {OUT }} \leq 25 \mathrm{~mA} \\ & -40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}}<0^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | -2.5\% |  | 2.5\% |  |
|  |  | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN_BU }} \leq 5.5 \mathrm{~V} \\ & 1.5 \mu \mathrm{I} \text { OUT } \leq 25 \mathrm{~mA} \\ & 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}}<105^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | -2\% |  | 2\% |  |
|  |  | $\begin{aligned} & 2.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.3 \mathrm{~V} ; \mathrm{V}_{\text {IN }} \mathrm{BU}=0 ; \\ & 1.5 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{OUT}} \leq 100 \mu \mathrm{~A} \end{aligned}$ | -2.5\% |  | 2.5\% |  |
|  | Output voltage ripple | $\mathrm{L}=10 \mu \mathrm{H} ; \mathrm{C}_{\text {Out }}=22 \mu \mathrm{~F} ; 100-\mu \mathrm{A}$ load, occurs during band-gap sampling |  |  | $32^{(3)}$ | mV pp |
| lout | Continuous output current | $\begin{aligned} & 2.2 \mathrm{~V} \leq \mathrm{V}_{C C} \leq 3.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN_BU }}=0 \mathrm{~V} \end{aligned}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN_BU }} \leq 5.5 \mathrm{~V}$ |  |  | 25 | mA |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | High-side FET on resistance | $\mathrm{V}_{\mathrm{IN} \mathrm{\_BU}}=2.8 \mathrm{~V}$ |  | 2.5 | 3.5 | $\Omega$ |
|  | Low-side FET on resistance | $\mathrm{V}_{\mathrm{IN} \mathrm{\_BU}}=2.8 \mathrm{~V}$ |  | 2 | 3 |  |
| limit | High-side current limit | $\mathrm{V}_{\mathrm{IN} \text { BU }}=2.8 \mathrm{~V}$ |  | 50 |  | mA |
| $\mathrm{V}_{\mathrm{PG}}$ | Power-good threshold | $\mathrm{V}_{\text {OUT }}$ falling | 79\% | 85\% | 91\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ rising | 6\% |  |  |  |
| L | Nominal inductor value | Chip inductor, see Table 6-2 | 4.7 | 10 | 22 | $\mu \mathrm{H}$ |
|  | Tolerance |  | -30\% |  | 30\% |  |
| Cout | Output capacitance value | Ceramic, X5R or X7R, see Table 6-3 | $20^{(4)}$ |  | 47 | $\mu \mathrm{F}$ |
|  | Tolerance |  | -20\% |  | 20\% |  |
| DCDC6 (1.8-V BATTERY BACKUP SUPPLY) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DCDC6 }}$ | Output voltage |  |  | 1.8 |  | V |

(2) IN_BU has priority over CC input.
(3) For PHP package: 160 mV pp at $-40^{\circ} \mathrm{C}$, and 120 mV pp from $25^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.
(4) For PHP package: $40 \mu \mathrm{~F}$.

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DCDC6 }}$ | DC accuracy | $\begin{aligned} & 2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN BU }} \leq 5.5 \mathrm{~V} ; \\ & 1 \mu \mathrm{~A} \leq \mathrm{l}_{\mathrm{OUT}} \leq 25 \mathrm{~mA} \end{aligned}$ | -2\% |  | 2\% |  |
|  |  | $\begin{aligned} & 2.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.3 \mathrm{~V}, \mathrm{~V}_{\text {IN_BU }}=0 ; \\ & 1 \mu \mathrm{~A} \leq \mathrm{I}_{\mathrm{OUT}} \leq 100 \mu \mathrm{~A} \end{aligned}$ | -2\% |  | 2\% |  |
| $\mathrm{V}_{\text {DCDC6 }}$ | Output voltage ripple | $\mathrm{L}=10 \mu \mathrm{H} ; \mathrm{C}_{\text {OUT }}=22 \mu \mathrm{~F} ; 100-\mu \mathrm{A}$ load |  |  | $30^{(3)}$ | $\mathrm{mV}_{\mathrm{pp}}$ |
| lout | Continuous output current | $\begin{aligned} & 2.2 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 3.3 \mathrm{~V} \\ & \mathrm{~V}_{\text {IN_BU }}=0 \mathrm{~V} \end{aligned}$ |  | 10 | 100 | $\mu \mathrm{A}$ |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN_BU }} \leq 5.5 \mathrm{~V}$ |  |  | 25 | mA |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | High-side FET on resistance | $\mathrm{V}_{\mathrm{IN} \text { _BU }}=3 \mathrm{~V}$ |  | 2.5 | 3.5 | $\Omega$ |
|  | Low-side FET on resistance | $\mathrm{V}_{\text {IN_BU }}=3 \mathrm{~V}$ |  | 2 | 3 |  |
| limit | High-side current limit | $\mathrm{V}_{\text {IN }} \mathrm{BU}=3 \mathrm{~V}$ |  | 50 |  | mA |
| $V_{P G}$ | Power-good threshold | $\mathrm{V}_{\text {OUt }}$ falling | 87\% | 91\% | 95\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ rising | 3\% |  |  |  |
| L | Nominal inductor value | Chip inductor, see Table 6-2 | 4.7 | 10 | 22 | $\mu \mathrm{H}$ |
|  | Tolerance |  | -30\% |  | 30\% |  |
| Cout | Output capacitance value | Ceramic, X5R or X7R, see Table 6-3 | $20^{(4)}$ |  | 47 | $\mu \mathrm{F}$ |
|  | Tolerance |  | -20\% |  | 20\% |  |

TPS65218D0
www.ti.com.cn

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDO1 (1.8-V LDO) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN_LDO1 }}$ | Input voltage range | $\mathrm{V}_{\text {IN_BIAS }}>\mathrm{V}_{\text {UVLO }}$ |  | 1.8 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current | No load |  | 35 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output voltage range | Adjustable through $\mathrm{I}^{2} \mathrm{C}$ |  | 0.9 |  | 3.4 | V |
|  | DC accuracy | $\mathrm{V}_{\text {OUT }}+0.2 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 5.5 \mathrm{~V} ; 0 \mathrm{~A} \leq \mathrm{I}_{\text {OUT }} \leq 200 \mathrm{~mA}$ |  | -2\% |  | 2\% |  |
| lout | Output current range | $\mathrm{V}_{\text {IN_LDO1 }}-\mathrm{V}_{\text {DO }}=\mathrm{V}_{\text {OUT }}$ |  | 0 |  | 200 | mA |
|  |  | $\mathrm{V}_{\text {IN_LDO1 }}>2.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}$ |  | 0 |  | 400 |  |
| limit | Short circuit current limit | Output shorted to GND |  | 445 | 550 |  | mA |
| $\mathrm{V}_{\mathrm{DO}}$ | Dropout voltage | $\mathrm{I}_{\text {OUT }}=100 \mathrm{~mA}, \mathrm{~V}_{\text {IN }}=3.6 \mathrm{~V}$ |  |  |  | 200 | mV |
| $V_{P G}$ | Power-good threshold | $\mathrm{V}_{\text {OUT }}$ falling | STRICT $=0 \mathrm{~b}$ | 86\% | 90\% | 94\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ | 95\% | 95.5\% | 96\% |  |
|  |  | Hysteresis, $\mathrm{V}_{\text {OUT }}$ rising | STRICT $=0 \mathrm{~b}$ | 3\% | 4\% | 5\% |  |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 0.25\% |  |  |
|  | Deglitch | V OUt falling | STRICT $=0 \mathrm{~b}$ |  | 1 |  | ms |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 50 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\text {OUT }}$ rising | STRICT $=0 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  |  |  | STRICT $=1 \mathrm{~b}$ |  | 10 |  | $\mu \mathrm{s}$ |
|  | Time-out | Occurs at enable of LDO and after LDO register write (register 0x1B) |  |  | 5 |  | ms |
| $\mathrm{V}_{\text {OV }}$ | Overvoltage detection threshold | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  | 104\% | 104.5\% | 105\% |  |
|  | Hysteresis | $\mathrm{V}_{\text {OUT }}$ falling, STRICT $=1 \mathrm{~b}$ |  |  | 0.25\% |  |  |
|  | Deglitch | $\mathrm{V}_{\text {OUT }}$ rising, STRICT $=1 \mathrm{~b}$ |  |  | 50 |  | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\text {OUT }}$ falling, STRICT $=1 \mathrm{~b}$ |  |  | 1 |  | ms |
| $\mathrm{R}_{\text {DIS }}$ | Discharge resistor |  |  | 150 | 250 | 380 | $\Omega$ |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance value | Ceramic, X5R or X7R |  |  | 22 | 100 | $\mu \mathrm{F}$ |
| LOAD SWITCH 1 (LS1) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ LS1 | Input voltage range | $\mathrm{V}_{\text {IN_BIAS }}>\mathrm{V}_{\text {UVLO }}$ |  | 1.2 |  | 3.6 | V |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Static on resistance | $\mathrm{V}_{\text {IN_LS1 }}=3.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}$, over full temperature range |  |  |  | 110 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {IN LS1 }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OUT}}=300 \mathrm{~mA}$, DDR2, LPDDR, MDDR at 266 MHz over full temperature range |  |  |  | 110 |  |
|  |  | $\mathrm{V}_{\mathrm{IN}} \mathrm{LS} 1=1.5 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}$, DDR3 at 333 MHz over full temperature range |  |  |  | 110 |  |
|  |  | $\mathrm{V}_{\text {IN LS } 1}=1.35 \mathrm{~V}$, IOUT $=300 \mathrm{~mA}$, DDR3L at 333 MHz over full temperature range |  |  |  | 110 |  |
|  |  | $\mathrm{V}_{\text {IN LS1 }}=1.2 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OUT}}=200 \mathrm{~mA}$, <br> LPDDR2 at 333 MHz over full temperature range |  |  |  | 150 |  |
| limit | Short circuit current limit | Output shorted to GND |  | 350 |  |  | mA |
| $\mathrm{t}_{\text {BLANK }}$ | Interrupt blanking time | Output shorted to GND until interrupt is triggered |  | 15 |  |  | ms |
| $\mathrm{R}_{\text {DIS }}$ | Internal discharge resistor at output ${ }^{(5)}$ | LS1DCHRG = 1 |  | 150 | 250 | 380 | $\Omega$ |
| Tots | Overtemperature shutdown ${ }^{(6)}$ |  |  | 125 | 132 | 139 | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  |  | 10 |  |  |
| Cout | Nominal output capacitance value | Ceramic, X5R or X7R, see Table 6-3 |  | 10 |  | 100 | $\mu \mathrm{F}$ |

(5) Discharge function disabled by default.
(6) Switch is temporarily turned OFF if temperature exceeds OTS threshold.

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOAD SWITCH 2 (LS2) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ LS2 | Input voltage range | $\mathrm{V}_{\text {IN_BIAS }}>\mathrm{V}_{\text {UVLO }}$ |  | 3 |  | 5.5 | V |
| VuvLo | Undervoltage lockout | Measured at IN_LS2. Supply falling ${ }^{(7)}$ |  | 2.48 | 2.6 | 2.7 | V |
|  | Hysteresis | Input voltage rising |  | 170 |  |  | mV |
| $\mathrm{R}_{\mathrm{DS} \text { (ON) }}$ | Static on resistance | $\mathrm{V}_{\text {IN_LS2 }}=5 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}$, over full temperature range |  |  |  | 500 | $\mathrm{m} \Omega$ |
| $\mathrm{I}_{\text {limit }}$ | Short circuit current limit | Output shorted to GND;$\mathrm{V}_{\text {IN_LS2 }} \geq 4 \mathrm{~V}$ | LS2ILIM[1:0] = 00b | 94 |  | 126 | mA |
|  |  |  | LS2ILIM[1:0] = 01b | 188 |  | 251 |  |
|  |  |  | LS2ILIM[1:0] = 10b | 465 |  | 631 |  |
|  |  |  | LS2ILIM[1:0] = 11b | 922 |  | 1290 |  |
| l LEAK | Reverse leakage current | $\mathrm{V}_{\mathrm{LS} 2}>\mathrm{V}_{\mathrm{IN} \text { _LS2 }}+1 \mathrm{~V}$ |  |  | 12 | 30 | $\mu \mathrm{A}$ |
| $t_{\text {BLANK }}$ | Interrupt blanking time | Output shorted to GND until interrupt is triggered |  | 15 |  |  | ms |
| $\mathrm{R}_{\text {DIS }}$ | Internal discharge resistor at output ${ }^{(5)}$ | LS2DCHRG $=1 \mathrm{~b}$ |  | 150 | 250 | 380 | $\Omega$ |
| Tots | Overtemperature shutdown ${ }^{(7)}$ |  |  | 125 | 132 | 139 | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  |  | 10 |  |  |
| Cout | Nominal output capacitance value | Ceramic, X5R or X7R, see Table 6-3 |  | 1 |  | 100 | $\mu \mathrm{F}$ |
| LOAD SWITCH 3 (LS3) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ LS3 | Input voltage range | $\mathrm{V}_{\text {IN_BIAS }}>\mathrm{V}_{\text {UVLO }}$ |  | 1.8 |  | 10 | V |
| $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ | Static on resistance | $\mathrm{V}_{\text {IN_LS3 }}=9 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=500 \mathrm{~mA}$, over full temperature range |  |  |  | 440 | $\mathrm{m} \Omega$ |
|  |  | $\mathrm{V}_{\text {IN_LS3 }}=5 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OUT}}=500 \mathrm{~mA}$, over full temperature range |  |  |  | 526 |  |
|  |  | $\mathrm{V}_{\mathrm{IN} \text { LS3 }}=2.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OUT}}=200 \mathrm{~mA}$, over full temperature range |  |  |  | 656 |  |
|  |  | $\mathrm{V}_{\text {IN LSS }}^{\text {range }}=1.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{OUT}}=200 \mathrm{~mA}$, over full temperature range |  |  |  | 910 |  |
| Ilimit | Short circuit current limit | $\mathrm{V}_{\text {IN_LS3 }}>2.3 \mathrm{~V},$ <br> Output shorted to GND | LS3ILIM[1:0] $=00 \mathrm{~b}$ | 98 |  | 126 | mA |
|  |  |  | LS3ILIM[1:0] $=01 \mathrm{~b}$ | 194 |  | 253 |  |
|  |  |  | LS3ILIM[1:0] = 10b | 475 |  | 738 |  |
|  |  |  | LS3ILIM[1:0] = 11b | 900 |  | 1234 |  |
|  |  | $\mathrm{V}_{\mathrm{IN} \text { LS3 }} \leq 2.3 \mathrm{~V}$, <br> Output shorted to GND | LS3ILIM[1:0] $=00 \mathrm{~b}$ | 98 |  | 126 |  |
|  |  |  | LS3ILIM[1:0] = 01b | 194 |  | 253 |  |
|  |  |  | LS3ILIM[1:0] = 10b | 475 |  | 738 |  |
| $\mathrm{t}_{\text {BLANK }}$ | Interrupt blanking time | Output shorted to GND until interrupt is triggered |  | 15 |  |  | ms |
| $\mathrm{R}_{\text {DIS }}$ | Internal discharge resistor at output ${ }^{(5)}$ | LS3DCHRG $=1$ |  | 650 | 1000 | 1500 | $\Omega$ |
| Tots | Overtemperature shutdown ${ }^{(7)}$ |  |  | 125 | 132 | 139 | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  | 10 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Cout | Nominal output capacitance value | Ceramic, X5R or X7R, see Table 6-3 |  | 1 | 100 | 220 | $\mu \mathrm{F}$ |
| BACKUP BATTERY MONITOR |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {TH }}$ | Comparator threshold | Ideal level |  | 3 |  |  | V |
|  |  | Good level |  | 2.6 |  |  | V |
|  |  | Low level |  | 2.3 |  |  | V |
|  | Accuracy |  |  | -3\% |  | 3\% |  |
| $\mathrm{R}_{\text {LOAD }}$ | Load impedance | Applied from CC to GND during comparison |  | 70 | 100 | 130 | $\mathrm{k} \Omega$ |

(7) Switch is temporarily turned OFF if input voltage drops below UVLO threshold.

TPS65218D0
www.ti.com.cn

## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP |
| :---: | :---: | :---: | :---: |
| $t_{\text {DLY }}$ | Measurement delay | $R_{\text {LOAD }}$ is connected during delay time. Measurement <br> is taken at the end of delay. | UNIT |

## I/O LEVELS AND TIMING CHARACTERISTICS



## Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

|  | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {DC34_SEL }}$ | DCDC3 / DCDC4 power-up default selection resistor values | Setting 0 | 0 | 0 | 7.7 | k $\Omega$ |
|  |  | Setting 1 | 11.8 | 12.1 | 12.4 |  |
|  |  | Setting 2 | 19.5 | 20 | 20.5 |  |
|  |  | Setting 3 | 30.9 | 31.6 | 32.3 |  |
|  |  | Setting 4 | 44.4 | 45.3 | 46.3 |  |
|  |  | Setting 5 | 64.8 | 66.1 | 67.3 |  |
|  |  | Setting 6 | 93.6 | 95.3 | 97.2 |  |
|  |  | Setting 7 | 146 | 150 |  |  |
| $\mathrm{I}_{\text {BIAS }}$ | Input bias current | SCL, SDA, GPIO1 ${ }^{(8)}$, GPIO3 ${ }^{(8)} ; \mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  | PB, AC_DET, PFI; $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ |  |  | 500 | nA |
| $\mathrm{I}_{\text {LEAK }}$ | Pin leakage current | nINT, nWAKEUP, nPFO, PGOOD, PWR_EN, $\mathrm{GPIO}^{(9)}, \mathrm{GPO}^{(10)}, \mathrm{GPIO}^{(9)}$ <br> $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$ |  |  | 500 | nA |
| OSCILLATOR |  |  |  |  |  |  |
| $f_{\text {OSC }}$ | Oscillator frequency |  | 2400 |  |  | kHz |
|  | Frequency accuracy | $\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | -12\% |  | 12\% |  |
| OVERTEMPERATURE SHUTDOWN |  |  |  |  |  |  |
| Tots | Overtemperature shutdown | Increasing junction temperature | 135 | 145 | 155 | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis | Decreasing junction temperature |  | 20 |  |  |
| Twarn | High-temperature warning | Increasing junction temperature | 90 | 100 | 110 | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis | Decreasing junction temperature |  | 15 |  |  |

(8) Configured as input.
(9) Configured as output.
(10) Configured as open-drain output.

### 4.6 Timing Requirements

|  |  |  | MIN | NOM MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 100 |  |
| fSCL | Serial clock frequency |  |  | 400 | zz |
|  | Hold time (repeated) START condition. After this period, the | SCL $=100 \mathrm{kHz}$ | 4 |  | $\mu \mathrm{s}$ |
| thd;sta | first clock pulse is generated. | SCL $=400 \mathrm{kHz}$ | 600 |  | ns |
|  |  | SCL $=100 \mathrm{kHz}$ | 4.7 |  |  |
| , | LOW period of the SCL clock | SCL $=400 \mathrm{kHz}$ | 1.3 |  | s |
|  |  | SCL $=100 \mathrm{kHz}$ | 4 |  |  |
| thigh $^{\text {l }}$ | HIGH period of the SCL clock | $\mathrm{SCL}=400 \mathrm{kHz}{ }^{(1)}$ | 1 |  | $\mu \mathrm{s}$ |
|  | Set-up time for a repeated START condition | SCL $=100 \mathrm{kHz}$ | 4.7 |  | $\mu \mathrm{s}$ |
| tsu;STA | Setup time for a repeated START condition | SCL $=400 \mathrm{kHz}$ | 600 |  | ns |
| thopat | Data hold time | SCL $=100 \mathrm{kHz}$ | 0 | 3.45 | $\mu \mathrm{s}$ |
| thi;DAT |  | SCL $=400 \mathrm{kHz}$ | 0 | 900 | ns |
|  | Data set-up time | SCL $=100 \mathrm{kHz}$ | 250 |  |  |
| U;DAT | Data set-up time | SCL $=400 \mathrm{kHz}$ | 100 |  | ns |
|  | Rise time of both SDA and | SCL $=100 \mathrm{kHz}$ |  | 1000 |  |
| $t_{r}$ | e time of both SDA and SCL signals | SCL $=400 \mathrm{kHz}$ |  | 300 | ns |
| $t$ | Fall time of both SDA and SCL signals | SCL $=100 \mathrm{kHz}$ |  | 300 | ns |
| $t_{f}$ | Fall time of both SDA and SCL signals | SCL $=400 \mathrm{kHz}$ |  | 300 | ns |
|  | Set-up time for STOP condition | SCL $=100 \mathrm{kHz}$ | 4 |  | $\mu \mathrm{s}$ |
| tsu;STO | Set-up time for STOP condition | $\mathrm{SCL}=400 \mathrm{kHz}$ | 600 |  | ns |

(1) The SCL duty cycle at 400 kHz must be $>40 \%$.

## Timing Requirements (continued)


(2) The inputs of $\mathrm{I}^{2} \mathrm{C}$ devices in Standard-mode do not require spike suppression.

### 4.7 Typical Characteristics

at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ unless otherwise noted


Figure 4-1. DCDC1 Accuracy

$\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$
Figure 4-3. DCDC3 Accuracy


Figure 4-5. DCDC5 Accuracy

$\mathrm{V}_{\text {OUT }}=1.1 \mathrm{~V}$
Figure 4-2. DCDC2 Accuracy
 $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$
Figure 4-4. DCDC4 Accuracy


Figure 4-6. DCDC6 Accuracy

## 5 Detailed Description

### 5.1 Overview

The TPS65218D0 provides three step-down converters, three load switches, three general-purpose I/Os, two battery backup supplies, one buck-boost converter and one LDO. The system can be supplied by a single cell Li-lon battery or regulated $5-\mathrm{V}$ supply. A coin-cell battery can be added to supply the two always-on backup supplies. The device is characterized across a $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ temperature range, which makes it suitable for various industrial applications.

The $I^{2} \mathrm{C}$ interface provides comprehensive features for using TPS65218D0. All rails, load switches,, and GPIOs can be enabled / disabled. Voltage thresholds for the UVLO and supervisor can be customized. Power-up and power-down sequences can also be programmed through $I^{2} \mathrm{C}$. Interrupts for overtemperature, overcurrent, and undervoltage can be monitored for the load-switches (LSx).

The integrated voltage supervisor monitors DCDC 1-4 and LDO1. It has two settings; the standard settings only monitor for undervoltage, while the strict settings implement tight tolerances on both undervoltage and overvoltage. A power good signal is provided to report the regulation state of the five rails.
The three hysteretic step-down converters can each supply up to 1.8 A of current. The default output voltages for each converter can be adjusted through the $I^{2} C$ interface. DCDC 1 and 2 feature dynamic voltage scaling with adjustable slew rate. The step-down converters operate in a low power mode at light load, and can be forced into PWM operation for noise sensitive applications.

The battery backup supplies consist of two low power step-down converters optimized for very light loads and are monitored with a separate power good signal (PGOOD_BU). The converters can be configured to operate as always-on supplies with the addition of a coin cell battery. The state of the battery can be monitored over $I^{2} \mathrm{C}$.

### 5.2 Functional Block Diagram



InSTRUMENTS
TPS65218D0
www.ti.com.cn

### 5.3 Feature Description

### 5.3.1 Wake-Up and Power-Up and Power-Down Sequencing

The TPS65218D0 has a predefined power-up and power-down sequence, which in a typical application does not need to be changed. The user can define custom sequences with $I^{2} \mathrm{C}$. The power-up sequence is defined by a series of ten strobes and nine delay times. Each output rail is assigned to a strobe to determine the order of enabling rails. A single rail is assigned to only one strobe, but multiple rails can be assigned to the same strobe. The delay times between strobes are between 2 ms and 5 ms .

### 5.3.1.1 Power-Up Sequencing

When the power-up sequence initiates, STROBE1 occurs, and any rail assigned to this strobe is enabled. After a delay time of DLY1, STROBE2 occurs and the rail assigned to this strobe is powered up. The sequence continues until all strobes occur and all DLYx times execute. Strobe assignments and delay times are defined in the SEQx registers, and are changed under $I^{2} C$ control. The power-up sequence executes if one of the following events occurs:

- From the OFF state:
- The push-button (PB) is pressed (falling edge on PB) OR
- The AC_DET pin is pulled low (falling edge) OR
- The PWR_EN is asserted (driven to high-level) OR
- The main power is connected (IN_BIAS) and AC_DET is grounded AND
- The device is not in undervoltage lockout (UVLO) or overtemperature shutdown (OTS).
- From the PRE_OFF state:
- The PB is pressed (falling edge on PB) OR
- The AC_DET pin is pulled low (falling edge) OR
- PWR_EN is asserted (driven to high-level) AND
- The device is not in UVLO or OTS.
- From the SUSPEND state:
- The PB is pressed (falling edge on PB) OR
- The AC_DET pin is pulled low (falling edge) OR
- The PWR_EN pin is pulled high (level sensitive) AND
- The device is not in UVLO or OTS.

When a power-up event is detected, the device enters a WAIT_PWR_EN state and triggers the power-up sequence. The device remains in WAIT_PWR_EN as long as the PWR_EN and either the PB or AC_DET pin are held low. If both, the PB and AC_DET return to logic-high state and the PWR_EN pin has not been asserted within 20 s of entering WAIT_PWR_EN state, the power-down sequence is triggered and the device returns to OFF state. Once PWR_EN is asserted, the device advances to ACTIVE state, which is functionally equivalent to WAIT_PWR_EN. However, the AC_DET pin is ignored and power-down is controlled by the PWR_EN pin only.
Rails not assigned to a strobe (SEQ $=0000 \mathrm{~b}$ ) are not affected by power-up and power-down sequencing and remain in their current ON/OFF state regardless of the sequencer. A rail can be enabled/disabled at any time by setting the corresponding enable bit in the ENABLEx register, with the exception that the ENABLEx register cannot be accessed while the sequencer is active. Enable bits always reflect the current enable state of the rail, for example the sequencer sets and resets the enable bits for the rails under its control.

## NOTE

The power-up sequence is defined by strobes and delay times, and can be triggered by the PB, AC_DET (not shown, same as PB), or PWR_EN pin.


Figure 5-1. Power-Up Sequences from OFF or SUSPEND State;


Figure 5-2. Power-Up Sequences from SUSPEND State;
PWR_EN is Power-Up Event


Figure 5-3. Power-Up Sequences from RECOVERY State

### 5.3.1.2 Power-Down Sequencing

By default, the power-down sequence follows the reverse of the power-up sequence. When the powerdown sequence is triggered, STROBE10 occurs and any rail assigned to STROBE10 is shut down and its discharge circuit is enabled. After a delay time of DLY9, STROBE9 occurs and any rail assigned to it is shut down and its discharge circuit is enabled. The sequence continues until all strobes occur and all DLYx times execute. The DLYx times are extended by a factor of $10 x$ to provide ample time for discharge, and preventing output voltages from crossing during shut-down. The DLYFCTR bit is applied globally to all power-down delay times. Regardless of the DLYx and DLYFCTR settings, the PMIC enters OFF, SUSPEND, or RECOVERY state 500 ms after the power-down sequence initiates, to ensure that the discharge circuits remain enabled for a minimum of 150 ms before the next power-up sequence starts.
A power-down sequence executes if one of the following events occurs:

- The device is in the WAIT_PWR_EN state, the PB and AC_DET pins are high, PWR_EN is low, and the 20 -s timer has expired.
- The device is in the ACTIVE state and the PWR_EN pin is pulled low.
- The device is in the WAIT_PWR_EN, ACTIVE, or SUSPEND state and the push-button is held low for $>8 \mathrm{~s}(15 \mathrm{~s}$ if TRST $=1 \mathrm{~b}$ )
- A fault occurs in the IC (OTS, UVLO, PGOOD failure).

When transitioning from ACTIVE to SUSPEND state, rails not controlled by the power-down sequencer maintains the same ON/OFF state in SUSPEND state that it had in ACTIVE state. This allows for the selected power rails to remain powered up when in the SUSPEND state.
When transitioning to the OFF or RECOVERY state, rails not under sequencer control are shut-down as follows:

- DCDC1, 2, 3, 4, LDO1, and LS1 shut down at the beginning of the power-down sequence, if not under sequencer control (SEQ = Ob).
- LS2 and LS3 shut down as the state machine enters an OFF or RECOVERY state; 500 ms after the power-down sequence is triggered.

If the supply voltage on IN_BIAS drops below 2.5 V , the digital core is reset and all power rails are shut down instantaneously and are pulled low to ground by their internal discharge circuitry (DCDC1-4, and LDO1). The amount of time the discharge circuitry remains active is a function of the INT_LDO hold up time (see Section 5.3.1.6 for more details).

### 5.3.1.3 Strobes 1 and 2

STROBE1 and STROBE2 are dedicated to DCDC5 and DCDC6 which are always-on; powered up as soon as the device exits the OFF state, and ON in any other state. STROBE 1 and 2 options are available only for DCDC5 and DCDC6, not for any other rails.
STROBE 1 and STROBE 2 occur in every power-up sequence, regardless if the rail is already powered up. If the rail is not to be powered up, its respective strobe setting must be set to $0 \times 00$.
When a power-down sequence initiates, STROBE1 and STROBE2 occur only if the FSEAL bit is 0 b . Otherwise, both strobes are omitted and DCDC5 and DCDC6 maintain state.

## NOTE

The power-down sequence follows the reverse of the power-up sequence. STROBE2 and STROBE1 are executed only if FSEAL bit is 0b.


Figure 5-4. Power-Down Sequences to OFF State;
PWR_EN is Power-Down Event; FSEAL = 0b


STROBE2 and STROBE1 are not shown.
Figure 5-5. Power-Down Sequences to SUSPEND State;

$$
\text { PWR_EN is Power-Down Event; FSEAL = } 1 \mathrm{~b}
$$



STROBE 10 STROBE 9 STROBE 8 STROBE 7 STROBE 6 STROBE 5 STROBE 4 STROBE 3 $S E Q=1010 b S E Q=1001 b S E Q=1000 b \quad S E Q=0111 b \quad S E Q=0110 b S E Q=0101 b \quad S E Q=0100 b \quad S E Q=0011 b$ STROBE2 and STROBE1 are not shown.

Figure 5-6. Power-Down Sequences to RECOVERY State; TSD or UV is Power-Down Event; FSEAL = 1b

### 5.3.1.4 Supply Voltage Supervisor and Power Good (PGOOD)

Power-good (PGOOD) is an open-drain output of the built-in voltage supervisor that monitors DCDC1, DCDC2, DCDC3, DCDC4, and LDO1. The output is Hi-Z when all enabled rails are in regulation and driven low when one or more rails encounter a fault which brings the output voltage outside the specified tolerance range. In a typical application PGOOD drives the reset signal of the SOC.
The supervisor has two modes of operation, controlled by the STRICT bit. With the STRICT bit set to 0 , all enabled rails of the five regulators are monitored for undervoltage only with relaxed thresholds and deglitch times. With the STRCT bit set to 1, all enabled rails of the five regulators are monitored for undervoltage and overvoltage with tight limits and short deglitch times. Table 5-1 summarizes these details.

Table 5-1. Supervisor Characteristics Controlled by the STRICT Bit

| PARAMETER |  | STRICT = 0b (TYP) | STRICT = 1b (TYP) |
| :--- | :--- | :---: | :---: |
| $\begin{array}{c}\text { Undervoltage } \\ \text { monitoring }\end{array}$ | Threshold (output falling) | $90 \%$ | $\begin{array}{c}96.5 \% \text { (DCDC1, DCDC2) } \\ \end{array}$ |
|  | Deglitch (output falling) | 1 ms | $50 \mu \mathrm{~s}$ |
|  | Deglitch (output rising) | $10 \mu \mathrm{~s}$ | $10 \mu \mathrm{~s}$ |
| $\begin{array}{c}\text { Overvoltage } \\ \text { monitoring }\end{array}$ | Threshold (output falling) | $\mathrm{N} / \mathrm{A}$ | $\begin{array}{c}103.5 \% \text { (DCDC1, DCDC2) } \\ \end{array}$ |
|  | Deglitch (output falling) | $\mathrm{N} / \mathrm{A}$ | $104.5 \%$ (DCDC3, DCDC4, LDO1) |$]$



Figure 5-7. Definition of Undervoltage, Overvoltage Thresholds, Hysteresis, and Deglitch Times
The following rules apply to the PGOOD output:

- The power-up default state for PGOOD is low. When all rails are disabled, PGOOD output is driven low.
- Only enabled rails are monitored. Disabled rails are ignored.
- Power-good monitoring of a particular rail starts 5 ms after the rail is enabled and is continuously monitored thereafter. This allows the rail to power-up.
- PGOOD is delayed by PGDLY time after the sequencer is finished and the last rail is enabled.
- If an enabled rail is continuously outside the monitoring threshold for longer than the deglitch time, PGOOD is pulled low, and all rails are shut-down following the power-down sequence. PGDLY does not apply.
- Disabling a rail manually by resetting the DCx_EN or LDO1_EN bit has no effect on the PGOOD pin. If all rails are disabled, PGOOD is driven low as the last rail is disabled.
- If the power-down sequencer is triggered, PGOOD is driven low.
- PGOOD is driven low in SUSPEND state, regardless of the number of rails that are enabled.

Figure 5-8 shows a typical power-up sequence and PGOOD timing.


Figure 5-8. Typical Power-Up Sequence of the Main Output Rails

### 5.3.1.5 Backup Supply Power-Good (PGOOD_BU)

PGOOD_BU is a push-pull output indicating if $\operatorname{DCDC5}$ and $\operatorname{DCDC6}$ are in regulation. The output is driven to high when both rails are in regulation, and driven low if at least one of the rails is below the power-good threshold. The output-high level is equal to the output voltage of DCDC6.

PGOOD_BU is the logical AND between PGOOD(DCDC5) and PGOOD(DCDC6), and has no delay time built-in. Unlike main power-good, a fault on DCDC5 or DCDC6 does not trigger the power-down sequencer, does not disable any of the rails in the system, and has no effect on the PGOOD pin. DCDC5 and DCDC6 recover automatically once the fault is removed.

## NOTE

In this example, the power-down is triggered by a fault on DCDC3.
This timing diagram assumes each rail powers up within the strobe delay time. If a rail takes longer than the strobe delay time to power up, the next rail will wait for the previous rail to reach its PGOOD voltage, and then may wait an additional 1 ms until it is enabled.


Figure 5-9. Typical Power-Up Sequence of DCDC5 and DCDC6

### 5.3.1.6 Internal LDO (INT_LDO)

The internal LDO (INT_LDO) provides a regulated voltage to the internal digital core and analog circuitry. The internal LDO has a nominal output voltage of 2.5 V and can support up to 10 mA of external load. During EEPROM programming, the output voltage is elevated to 3.6 V as described in Section 5.5.1. Therefore, any external circuitry connected to INT_LDO must be capable of supporting that voltage.
When system power fails, the UVLO comparator triggers the power-down sequence. If system power drops below 2.3 V , the digital core is reset and all remaining power rails are shut down instantaneously and are pulled low to ground by their internal discharge circuitry (DCDC1-4, and LDO1).

The internal LDO reverse blocks to prevent the discharging of the output capacitor ( $\mathrm{C}_{\text {INT }}$ LDo ) on the INT_LDO pin. The remaining charge on the INT_LDO output capacitor provides a supply for the power rail discharge circuitry to ensure the outputs are discharged to ground even if the system supply has failed. The amount of hold-up time specified in Section 4.5 is a function of the output capacitor value ( $\mathrm{C}_{\text {INT_LDO }}$ ) and the amount of external load on the INT_LDO pin, if any. The design allows for enough hold-up time to sufficiently discharge DCDC1-4, and LDO1 to ensure proper processor power-down sequencing.


Figure 5-10. Internal LDO and UVLO Sensing

INSTRUMENTS

### 5.3.1.7 Current Limited Load Switches

The TPS65218D0 provides three current limited load switches with individual inputs, outputs, and enable control. Each switch provides the following control and diagnostic features:

- The ON/OFF state of the switch is controlled by the corresponding LSx_EN bit in the ENABLE register.
- LS1 can be controlled by the sequencer or through $I^{2} \mathrm{C}$ communication.
- LS2 and LS3 can ONLY be controlled through $I^{2} \mathrm{C}$ communication. The sequencer has no control over LS2 and LS3.
- Each switch has an active discharge function, disabled by default, and enabled through the LSxDCHRG bit. When enabled, the switch output is discharged to ground whenever the switch is disabled.
- When the PFI input drops below the power-fail threshold (the power-fail comparator trips), the load switches are automatically disabled to shed system load. This function must be individually enabled for each switch through the corresponding LSxnPFO bit. The switches do not turn back on automatically as the system voltage recovers, and must be manually re-enabled.
- An interrupt (LSx_I) issues whenever a load switch actively limits the output current, such as when the output load exceeds the current limit value. The switch remains ON and provides current to the load according to the current-limit setting.
- All three load switches have local overtemperature sensors which disable the corresponding switch if the power dissipation and junction temperature exceeds safe operating value. The switch automatically recovers once the temperature drops below the OTS threshold value minus hysteresis. The LSx_F (fault) interrupt bit is set while the switch is held OFF by the OTS function.


### 5.3.1.7.1 Load Switch 1 (LS1)

LS1 is a non-reverse blocking, low-voltage (<3.6 V), low-impedance switch intended to support DDRx self-refresh mode by cutting off the DDRx supply to the SOC DDRx interface during SUSPEND mode. In a typical application, the input of LS1 is tied to the output of DCDC3 while the output of LS1 is connected to the memory-interface supply pin of the SOC. LS1 can be controlled by the internal sequencer, just as any power rail.


Figure 5-11. Typical Application of Load Switch 1

### 5.3.1.7.2 Load Switch 2 (LS2)

LS2 is a reverse-blocking, 5 V , low-impedance switch. Load switch 2 provides four different current limit values ( $100 / 200 / 500 / 1000 \mathrm{~mA}$ ) that are selectable through LS2ILIM[1:0] bits. Overcurrent is reported through the LS2_I interrupt.
LS2 has its own input-undervoltage protection which forces the switch OFF if the switch input voltage $\left(\mathrm{V}_{\text {IN LS2 }}\right)$ is <2.7 V. Similar to OTS, the LS2_F interrupt is set when the switch is held OFF by the local UVLO function, and the switch recovers automatically when the input voltage rises above the UVLO threshold.


Figure 5-12. Typical Application of Load Switch 2

### 5.3.1.7.3 Load Switch 3 (LS3)

LS3 is a non-reverse blocking, medium-voltage (< 10 V ), low-impedance switch that can be used to provide $1.8-\mathrm{V}$ to $10-\mathrm{V}$ power to an auxiliary port. LS3 has four selectable current limit values that are selectable through LS3ILIM[1:0].


Figure 5-13. Typical Application of Load Switch 3

### 5.3.1.8 LDO1

LDO1 is a general-purpose LDO intended to provide power to analog circuitry on the SOC. LDO1 has an input voltage range from 1.8 V to 5.5 V , and can be connected either directly to the system power or the output of a DCDC converter. The output voltage is programmable in the range of 0.9 V to 3.4 V with a default of 1.8 V . LDO1 supports up to 200 mA at the minimum specified headroom voltage, and up to 400 mA at the typical operating condition of $\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}, \mathrm{~V}_{\text {IN_LDO1 }}>2.7 \mathrm{~V}$.

### 5.3.1.9 Coin Cell Battery Voltage Acquisition



Figure 5-14. Left: Flow Chart for Acquiring Coin Cell Battery Voltage Right: Comparator Circuit

### 5.3.1.10 UVLO

Depending on the slew rate of the input voltage into the IN_BIAS pin, the power rails of TPS65218D0 will be enabled at either $\mathrm{V}_{\mathrm{ULVO}}$ or $\mathrm{V}_{\mathrm{ULVO}}+\mathrm{V}_{\text {HYS }}$.
If the slew rate of the IN_BIAS voltage is greater than $30 \mathrm{~V} / \mathrm{s}$, then TPS65218D0 will power up at $\mathrm{V}_{\text {ULvo }}$. Once the input voltage rises above this level, the input voltage may drop to the $\mathrm{V}_{\text {uvlo }}$ level before the PMIC shuts down. In this scenario, if the input voltage were to fall below $\mathrm{V}_{\text {UvLo }}$ but above 2.55 V , the input voltage would have to recover above $\mathrm{V}_{\text {UvLO }}$ in less than 5 ms for the device to remain active.

If the slew rate of the IN_BIAS voltage is less than $30 \mathrm{~V} / \mathrm{s}$, then TPS65218D0 will power up at $\mathrm{V}_{\text {ULvo }}+$ $\mathrm{V}_{\mathrm{HYs}}$. Once the input voltage rises above this level, the input voltage may drop to the $\mathrm{V}_{\mathrm{UVLo}}$ level before the PMIC shuts down. In this scenario, if the input voltage were to fall below $\mathrm{V}_{\text {uvLo }}$ but above 2.5 V , the input voltage would have to recover above $\mathrm{V}_{\text {UVLO }}+\mathrm{V}_{\text {HYs }}$ in less than 5 ms for the device to remain active.
In either slew rate scenario, if the input voltage were to fall below 2.5 V , the digital core is reset and all remaining power rails are shut down instantaneously and are pulled low to ground by their internal discharge circuitry (DCDC1-4, and LDO1).


Figure 5-15. Definition of UVLO and Hysteresis
After the UVLO triggers, the internal LDO blocks current flow from its output capacitor back to the IN_BIAS pin, allowing the digital core and the discharge circuits to remain powered for a limited amount of time to properly shut-down and discharge the output rails. The hold-up time is determined by the value of the capacitor connected to INT_LDO. See Section 5.3.1.6 for more details.

### 5.3.1.11 Power-Fail Comparator

The power-fail comparator notifies the system host if the system supply voltage drops and the system is at risk of shutting down. The comparator has an internal $800-\mathrm{mV}$ threshold and the trip-point is adjusted by an external resistor divider.
By default, the power-fail comparator has no impact on any of the power rails or load switches. Load switches are configured individually, to be disabled when the PFI comparator trips to shed system load and extend hold-up time as described in Section 5.3.1.7. The power-fail comparator also triggers the power-down sequencer, such that all or selective rails power down when the system voltage fails. To tie the power-fail comparator into the power-down sequence, the OFFnPFO bit in the CONTROL register must be set to 1 .

The power-fail comparator cannot be monitored by software, such that no interrupt or status bit is associated to this function.


Figure 5-16. Power-Fail Comparator Simplified Circuit and Timing Diagram

### 5.3.1.12 Battery-Backup Supply Power-Path

DCDC5 and DCDC6 are supplied from either the CC (coin-cell battery) input or IN_BU (main system supply). The power-path is designed to prioritize IN_BU to maximize coin-cell battery life. Whenever the PMIC is powered-up (WAIT_PWR_EN, ACTIVE, SUSPEND, RECOVERY state), the power-path is forced to select the IN_BU input. In OFF mode the power-path selects the higher of the two inputs with a built-in hysteresis of 150 mV as shown in Figure 5-17.


Figure 5-17. Switching Behavior of the Battery-Backup-Supply Power-Path; Power-Path Hysteresis

Figure 5-19. Switching Behavior of the Battery-Backup-Supply Power-Path; Weakening Main Battery, Strong Coin-Cell


Rapid decay of VIN_BIAS (preregulator)
Figure 5-18. Switching Behavior of the Battery-Backup-Supply Power-Path; Main Power Supply Removal

Figure 5-20. Switching Behavior of the Battery-Backup-Supply Power-Path; Weakening Main Battery, Weak Coin-Cell

When $\mathrm{V}_{\text {IN_bIAS }}$ drops below the UVLO threshold, the PMIC shuts down all rails and enters OFF mode. At this point the power-path selects the higher of the two input supplies. If the coin-cell battery is less than 150 mV above the UVLO threshold, SYS_BU remains connected to IN_BU (see Figure 5-19). If the coincell is $>150 \mathrm{mV}$ above the UVLO threshold, the power-path switches to the CC input as shown in Figure $5-20$. With no load on the main supply, the input voltage may recover over time to a value greater than the coin-cell voltage and the power-path switches back to $\operatorname{IN} \_B U$. This is a typical behavior in a Li-lon battery powered system.
Depending on the system load, $\mathrm{V}_{\mathbb{I N} \text { _BIAS }}$ may drop below $\mathrm{V}_{\text {INT_LDO }}$ before the power-down sequence is completed. In that case, INT_LDO is turned OFF and the digital core is reset forcing the unit into OFF mode and the power-path switches to IN_BU as shown in Figure 5-18.

TPS65218D0
www.ti.com.cn

### 5.3.1.13 DCDC3 / DCDC4 Power-Up Default Selection



Figure 5-21. Left: Flow Chart for Selecting DCDC Power-Up Default Voltage Right: Comparator Circuit

Table 5-2. Power-Up Default Values of DCDC3 and DCDC4

| RSEL [K $\Omega$ ] |  |  | POWER-UP DEFAULT |  |
| :---: | :---: | :---: | :---: | :---: |
| MIN | TYP | MAX | DCDC3[5:0] | DCDC4[5:0] |
| 0 | 0 | 7.7 | Programmed default (1.2 V) | Programmed default (3.3 V) |
| 11.8 | 12.1 | 12.4 | $0 \times 12$ (1.35 V) | Programmed default (3.3 V) |
| 19.5 | 20 | 20.5 | $0 \times 18$ (1.5 V) | Programmed default (3.3 V) |
| 30.9 | 31.6 | 32.3 | $0 \times 1 \mathrm{~F}$ (1.8 V) | Programmed default (3.3 V) |
| 44.4 | 45.3 | 46.3 | 0x3D (3.3 V) | $0 \times 01$ (1.2 V) |
| 64.8 | 66.1 | 67.3 | Programmed default (1.2 V) | $0 \times 07$ (1.35 V) |
| 93.6 | 95.3 | 97.2 | Programmed default (1.2 V) | 0x0D (1.5 V) |
| 146 | 150 | Tied to INT_LDO | Programmed default (1.2 V) | $0 \times 14$ (1.8 V) |

### 5.3.1.14 I/O Configuration

The device has two GPIOs and one GPO pin which are configured as follows:

- GPIO1:
- General-purpose, open-drain output controlled by GPO1 user bit or sequencer
- DDR3 reset input signal from SOC. Signal is either latched or pass-through to GPO2 pin. See Table 5-3 for details.
- GPO2:
- General-purpose output controlled by GPO2 user bit
- DDR3 reset output signal. Signal is controlled by GPIO1 and PGOOD. See Table 5-4 for details.
- Output buffer is configured as open-drain or push-pull.
- GPIO3:
- General-purpose, open-drain output controlled by GPO3 user bit or sequencer
- Reset input-signal for DCDC1 and DCDC2

Table 5-3. GPIO1 Configuration

| IO1_SEL <br> (EEPROM) | GPO1 <br> (USER BIT) | PGOOD <br> (PMIC SIGNAL) | GPIO1 <br> (I/O PIN) | COMMENTS |
| :---: | :---: | :---: | :---: | :--- |
| 0 | 0 | X | 0 | Open-drain output, driving low |
| 0 | 1 | X | HiZ | Open-drain output, Hiz |
| 1 | X | 0 | X | Pin is configured as input and intended as DDR RESET <br> signal. Coming out of POR, GPO2 is driven low. Otherwise, <br> GPO2 status is latched at falling edge of PGOOD. See <br> Figure 5-24. |
| 1 | x | 1 | 0 | Pin is configured as input and intended as DDR RESET <br> signal. GPO2 is driven low. |
| 1 | X | 1 | 1 | Pin is configured as input and intended as DDR RESET <br> signal. GPO2 is driven high. |

Table 5-4. GPO2 Configuration

| IO1_SEL <br> (EEPROM) | GPO2_BUF <br> (EEPROM) | GPO2 <br> (USER BIT) | COMMENTS |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | GPO2 is open drain output controlled by GPO2 user bit (driving low). |
| 0 | 0 | 1 | GPO2 is open drain output controlled by GPO2 user bit (HiZ). |
| 0 | 1 | 0 | GPO2 is push-pull output controlled by GPO2 user bit (driving low). |
| 0 | 1 | 1 | GPO2 is push-pull output controlled by GPO2 user bit (driving high). |
| 1 | 0 | $X$ | GPO2 is open drain output controlled by GPIO1/PGOOD. |
| 1 | 1 | $X$ | GPO2 is push-pull output controlled by GPIO1/PGOOD. |

Table 5-5. GPIO3 Configuration

| DC12_RST <br> (EEPROM) | GPO3 <br> (USER BIT) | GPIO3 <br> (I/O PIN) | COMMENTS |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Open-drain output, driving low |
| 0 | 1 | HiZ | Open-drain output, HiZ |
| 1 | X | Active low | GPIO3 is DCDC1 and DCDC2 reset input signal to PMIC (active low). See <br> Section 5.3.1.14.2 for details. |

InsTRUMENTS

### 5.3.1.14.1 Configuring GPO2 as Open-Drain Output

GPO2 may be configured as open-drain or push-pull output. The supply for the push-pull driver is internally connected to the IN_LS1 input pin, whereas an external pullup resistor and supply are required in the open-drain configuration. Because of the internal connection to IN_LS1, the external pullup supply must not exceed the voltage on the IN_LS1 pin, otherwise leakage current may be observed from GPO2 to IN_LS1 as shown in Figure 5-22.


Figure 5-22. GPO2 as Open-Drain Output
NOTE
When configured as open-drain output, the external pullup supply must not exceed the
voltage level on IN_LS1 pin.

### 5.3.1.14.2 Using GPIO3 as Reset Signal to DCDC1 and DCDC2

With the DC12_RST bit set to 1 , GPIO3 is an edge-sensitive reset input to the PMIC. The reset signal affects DCDC1 and DCDC2 only, so that only those two registers are reset to the power-up default whenever GPIO3 input transitions from high to low, while all other registers maintain their current values. DCDC1 and DCDC2 transition back to the default value following the SLEW settings, and are not power cycled. This function recovers the processor from reset events while in low-power mode.


Figure 5-23. I/O Pin Logic


Figure 5-24. DDR3 Reset Timing Diagram
NOTE
GPIO must be configured as input (IO1_SEL = 1b). GPO2 is automatically configured as output.

### 5.3.1.15 Push Button Input (PB)

The PB pin is a CMOS-type input used to power-up the PMIC. Typically, the PB pin is connected to a momentary switch to ground and an external pullup resistor. The power-up sequence is triggered if the PB input is held low for 600 ms .


Figure 5-25. Left: Typical PB Input Circuit
Right: Push-Button Input (PB) Deglitch and Power-Up Timing
In ACTIVE mode, the TPS65218D0 monitors the PB input and issues an interrupt when the pin status changes, such as when it drops below or rises above the PB input-low or input-high thresholds. The interrupt is masked by the PBM bit in the INT_MASK1 register.


Figure 5-26. PB Input-Low or Input-High Thresholds

## NOTE

Interrupts are issued whenever the PB pin status changes. The PB_STATE bit reflects the current status of the PB input. nWAKEUP is pulled low for $150 \mu$ s on every falling edge of PB.

TPS65218D0
www.ti.com.cn

### 5.3.1.15.1 Signaling PB-Low Event on the nWAKEUP Pin

In ACTIVE state, the nWAKEUP pin is pulled low for five $32-\mathrm{kHz}$ clock cycles (approximately $150 \mu \mathrm{~s}$ ) whenever a falling edge on the PB input is detected. This allows the host processor to wakeup from DEEP SLEEP mode of operation. It is recommended to pull-up the nWAKEUP pin to DCDC6 output through a 1$\mathrm{M} \Omega$ resistor.

### 5.3.1.15.2 Push Button Reset

If the PB input is pulled low for $8 \mathrm{~s}(15 \mathrm{~s}$ if TRST $=1 \mathrm{~b}$ ) or longer, all rails except for DCDC5 and DCDC6 are disabled, and the device enters the RECOVERY state. The device powers up automatically after the 500 ms power-down sequence is complete, regardless of the state of the PB input. Holding the PB pin low for $8 \mathrm{~s}(15 \mathrm{~s}$ if TRST $=1 \mathrm{~b})$, only turns off the device temporarily and forces a system restart, and is not a power-down function. If the PB is held low continuously, the device power-cycles in 8 -s and 15 -s intervals.

### 5.3.1.16 AC_DET Input (AC_DET)

The AC_DET pin is a CMOS-type input used in three different ways to control the power-up of the PMIC:

- In a battery operated system, AC_DET is typically connected to an external battery charger with an open-drain power-good output pulled low when a valid charger supply is connected to the system. A falling edge on the AC_DET pin causes the PMIC to power up.
- In a non-portable system, the AC_DET pin may be shorted to ground and the IC powers up whenever system power is applied to the chip.
- If none of the above behaviors are desired, AC_DET may be tied to system power (IN_BIAS). Powerup is then controlled through the push-button input or PWR_EN input.

(A)

(B)

(C)
A. Portable Systems
B. Non-portable Systems
C. Disabled

Figure 5-27. AC_DET Pin Configurations


Figure 5-28. AC_DET Input Deglitch and Power-Up Timing (Portable Systems)

In ACTIVE state, the TPS65218D0 monitors the AC_DET input and issues an interrupt when the pin status changes, such as when it drops below or rises above the AC_DET input-low or input-high thresholds. The interrupt is masked by the ACM bit in the INT_MASK1 register.


Figure 5-29. AC_STATE Pin

## NOTE

Interrupts are issued whenever the AC_DET pin status changes. The AC_STATE bit reflects the current status of the AC_DET input.

### 5.3.1.17 Interrupt Pin (INT)

The interrupt pin signals any event or fault condition to the host processor. Whenever a fault or event occurs in the IC, the corresponding interrupt bit is set in the INT register, and the open-drain output is pulled low. The INT pin is released (returns to Hi-Z state) and fault bits are cleared when the host reads the INT register. If a failure persists, the corresponding INT bit remains set and the INT pin is pulled low again after a maximum of $32 \mu \mathrm{~s}$.
The MASK register masks events from generating interrupts. The MASK settings affect the INT pin only, and have no impact on the protection and monitor circuits.

TPS65218D0
www.ti.com.cn
ZHCSH55B -DECEMBER 2017-REVISED SEPTEMBER 2018

### 5.3.1.18 $I^{2} C$ Bus Operation

The TPS65218D0 hosts a slave $I^{2} \mathrm{C}$ interface (address $0 \times 24$ ) that supports data rates up to 400 kbps , autoincrement addressing. ${ }^{(1)}$


Figure 5-30. Subaddress in $I^{2} C$ Transmission
The $I^{2} \mathrm{C}$ bus is a communications link between a controller and a series of slave terminals. The link is established using a two-wired bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is sourced from the controller in all cases where the serial data line is bi-directional for data communication between the controller and the slave terminals. Each device has an open drain output to transmit data on the serial data line. An external pullup resistor must be placed on the serial data line to pull the drain output high during data transmission.
Data transmission initiates with a start bit from the controller as shown in Figure 5-32. The start condition is recognized when the SDA line transitions from high to low during the high portion of the SCL signal. Upon reception of a start bit, the device receives serial data on the SDA input and checks for valid address and control information. If the appropriate slave address is set for the device, the device issues an acknowledge pulse and prepares to receive register address and data. Data transmission is completed by either the reception of a stop condition or the reception of the data word sent to the device. A stop condition is recognized as a low to high transition of the SDA input during the high portion of the SCL signal. All other transitions of the SDA line must occur during the low portion of the SCL signal. An acknowledge issues after the reception of valid slave address, register-address, and data words. The $\mathrm{I}^{2} \mathrm{C}$ interfaces auto-sequence through register addresses, so that multiple data words can be sent for a given $1^{2} \mathrm{C}$ transmission. Reference Figure 5-31 and Figure 5-32 for details.


Top: Master Writes Data to Slave Bottom: Master Reads Data from Slave

Figure 5-31. ${ }^{2} \mathrm{C}$ Data Protocol

[^1]

Figure 5-32. $I^{2} \mathrm{C}$ Protocol and Transmission Timing; $1^{2} \mathrm{C}$ Start/Stop/Acknowledge Protocol


Figure 5-33. $1^{2} \mathrm{C}$ Protocol and Transmission Timing; $I^{2} \mathrm{C}$ Data Transmission Timing

TPS65218D0
www.ti.com.en

### 5.4 Device Functional Modes

### 5.4.1 Modes of Operation



PB ( $\downarrow$ ) has 50 ms debounce.
AC_DET ( $\downarrow$ ) has 10 ms debounce.
$(\downarrow)=$ denotes falling edge of signal.
Figure 5-34. Modes of Operation Diagram

### 5.4.2 OFF

In OFF mode, the PMIC is completely shut down with the exception of a few circuits to monitor the AC_DET, PWR_EN and PB input. All power rails are turned off and the registers are reset to their default values. The $I^{2} C$ communication interface is turned off. This is the lowest-power mode of operation. To exit OFF mode $\mathrm{V}_{\text {IN_BIAS }}$ must exceed the UVLO threshold and one of the following wake-up events must occur:

- The PB input is pulled low.
- THE AC_DET input is pulled low.
- The PWR_EN input is pulled high.

To enter OFF state, ensure all power rails are assigned to e sequencer, then pull the PWR_EN pin low. Additionally, if the OFFnPFO bit is set to 1 b and the PFI input falls below the power fail threshold the device transitions to the OFF state. If the freshness seal is broken, DCDC5 and DCDC6 remains on in the OFF state.

If a PGOOD or OTS fault occurs while in the ACTIVE state, TPS65218D0 will transition to the RESET state.

### 5.4.3 ACTIVE

This is the typical mode of operation when the system is up and running. All DCDC converters, LDOs, and load switches are operational and can be controlled through the $I^{2} \mathrm{C}$ interface. After a wake-up event, the PMIC enables all rails controlled by the sequencer and pulls the nWAKEUP pin low to signal the event to the host processor. The device only enters ACTIVE state if the host asserts the PWR_EN pin within 20 s after the wake-up event. Otherwise it will enter OFF state. The nWAKEUP pin returns to HiZ mode after the PWR_EN pin is asserted. ACTIVE state can also be directly entered from SUSPEND state by pulling the PWR_EN pin high. See SUSPEND state description for details. To exit ACTIVE mode, the PWR_EN pin must be pulled low.

### 5.4.4 SUSPEND

SUSPEND state is a low-power mode of operation intended to support system standby. Typically all power rails are turned off with the exception of any rail with an SEQ register set to 0h. DCDC5 and DCDC6 also remain enabled if the freshness seal is broken. To enter SUSPEND state, pull the PWR_EN pin low. All power rails controlled by the power-down sequencer are shut down, and after 500 ms the device enters SUSPEND state. All rails not controlled by the power-down sequencer will maintain state. Note that all register values are reset as the device enters the SUSPEND state. The device enters ACTIVE state after it detects a wake-up event as described in the previous sections.

### 5.4.5 RESET

The TPS65218D0 can be reset by holding the PB pin low for more than 8 or 15 s , depending on the value of the TRST bit. All rails are shut down by the sequencer and all register values reset to their default values. Rails not controlled by the sequencer are shut down additionally. Note that the RESET function power-cycles the device and only temporarily shuts down the output rails. Resetting the device does not lead to OFF state. If the PB_IN pin is kept low for an extended amount of time, the device continues to cycle between ACTIVE and RESET state, entering RESET every 8 or 15 s .

The device is also reset if a PGOOD or OTS fault occurs. The TPS65218D0 remains in the recovery state until the fault is removed, at which time it transitions back to the ACTIVE state.

### 5.5 Programming

### 5.5.1 Programming Power-Up Default Values

A consecutive write of $0 \times 50,0 \times 1 \mathrm{~A}$, or $0 \times C E$ to the password register commits the current register settings to EEPROM memory so they become the new power-up default values.

## NOTE

Only bits marked with (E2) in the register map have EEPROM programmable power-up default settings. All other bits keep the factory settings listed in the register map. Changing the power-up default values is not recommended in production but for prototyping only.

The EEPROM of a device can only be programmed up to 1000 times. The number of programming cycles should never exceed this amount. Contact TI for changing production settings.

EEPROM values can only be changed if the input voltage (VIN_BIAS) is greater than 4.5 V . If the input voltage is less than 4.5 V , EEPROM values remain unchanged and the VPROG interrupt is issued. EEPROM programming requires less than 100 ms . During this time the supply voltage must be held constant and all $I^{2} \mathrm{C}$ write commands are ignored. Completion of EEPROM programming is signaled by the EE_CMPL interrupt.


Figure 5-35. Flow Chart for Programming New Power-Up Default Values

## NOTE

All re-programmed EEPROM settings must be validated during prototyping phase to ensure desired functionality because parts cannot be returned in case of incorrect programming. Any issues should be reported to the e2e forum.

### 5.6 Register Maps

### 5.6.1 Password Protection

Registers $0 \times 11 \mathrm{~h}$ through $0 \times 26 \mathrm{~h}$ are protected against accidental write by a 8 -bit password. The password must be written prior to writing to a protected register and automatically resets to $0 \times 00 \mathrm{~h}$ after the next $I^{2} \mathrm{C}$ transaction, regardless of the register accessed or transaction type (read or write). The password is required for write access only and is not required for read access.

To write to a protected register:

1. Write the address of the destination register, XORed with the protection password ( $0 \times 7 \mathrm{Dh}$ ), to the PASSWORD register ( $0 \times 10 \mathrm{~h}$ ).
2. Write the data to the password protected register.
3. If the content of the PASSWORD register XORed with the address send matches $0 \times 7 \mathrm{Dh}$, the data transfers to the protected register. Otherwise, the transaction is ignored. In either case the PASSWORD register resets to $0 \times 00$ after the transaction.
The cycle must be repeated for any other register that is Level1 write protected.

### 5.6.2 Freshness Seal (FSEAL) Bit

The FSEAL (freshness seal) bit prevents accidental shut-down of the always-on supplies, DCDC5 and DCDC6. The FSEAL bit exists in a default state of 0 , and can be set to 1 and reset to 0 once for factory testing. The second time the bit is set to 1 , it remains 1 and cannot reset again under software control. Coin-cell battery and main supply must be disconnected from the IC to reset the FSEAL bit again. With the FSEAL bit set to 1, DCDC5 and DCDC6 are forced ON regardless of the state of the DC5_EN and DC6_EN bit, and the rails do not turn off when the IC enters OFF mode.

A consecutive write of [0xB1, 0xFE, 0xA3] to the password register sets the FSEAL bit to 1 . The three bytes must be written consecutively for the sequence to be valid. No other read or write transactions are allowed between the three bytes, or the sequence is invalid. After a valid sequence, the FSEAL bit in the STATUS register reflects the new setting.
After setting the FSEAL bit, the IC can enter OFF or any other mode of operation without affecting the state of the FSEAL bit, provided the coin-cell supply remains connected to the chip.
A second write of [0xB1, 0xFE, 0xA3] to the password register resets the FSEAL bit to 0 . The three bytes must be written consecutively for the sequence to be valid.

A third write of [0xB1, 0xFE, 0xA3] to the password register sets the FSEAL bit to 1 and locks it into this state for as long as the coin-cell supply (CC) remains connected to the chip.

### 5.6.3 FLAG Register

The FLAG register contains a bit for each power rail and GPO to keep track of the enable state of the rails while the system is suspended. The following rules apply to the FLAG register:

- The power-up default value for any flag bit is 0 .
- Flag bits are read-only and cannot be written to.
- Upon entering a SUSPEND state, the flag bits are set to same value as their corresponding ENABLE bits. Rails and GPOs enabled in a SUSPEND state have flag bits set to 1 , while all other flag bits are set to 0 . Flag bits are not updated while in the SUSPEND state or when exiting the SUSPEND state.
- The FLAG register is static in WAIT_PWR_EN and ACTIVE state. The FLAG register reflects the enable state of DCDC1, 2, 3, 4, LDO1, and GPO1, 2,3 during the last SUSPEND state.
The host processor reads the FLAG register to determine if the system powered up from the OFF or SUSPEND state. In the SUSPEND state, typically the DDR memory is kept in self refresh mode and therefore the DC3_FLG or DC4_FLG bits are set.


### 5.6.4 TPS65218DO Registers

Table 5-6 lists the memory-mapped registers for the TPS65218D0. All register offset addresses not listed in Table 5-6 should be considered as reserved locations and the register contents should not be modified.

Table 5-6. TPS65218D0 Registers

| SUBADDRESS | ACRONYM | REGISTER NAME | R/W | PASSWORD PROTECTED | SECTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0 | CHIPID | CHIP ID | R | No | Go |
| $0 \times 1$ | INT1 | INTERRUPT 1 | R | No | Go |
| $0 \times 2$ | INT2 | INTERRUPT 2 | R | No | Go |
| 0x3 | INT_MASK1 | INTERRUPT MASK 1 | R/W | No | Go |
| 0x4 | INT_MASK2 | INTERRUPT MASK 2 | R/W | No | Go |
| 0x5 | STATUS | STATUS | R | No | Go |
| $0 \times 6$ | CONTROL | CONTROL | R/W | No | Go |
| 0x7 | FLAG | FLAG | R | No | Go |
| $0 \times 10$ | PASSWORD | PASSWORD | R/W | No | Go |
| 0x11 | ENABLE1 | ENABLE 1 | R/W | Yes | Go |
| $0 \times 12$ | ENABLE2 | ENABLE 2 | R/W | Yes | Go |
| $0 \times 13$ | CONFIG1 | CONFIGURATION 1 | R/W | Yes | Go |
| 0x14 | CONFIG2 | CONFIGURATION 2 | R/W | Yes | Go |
| $0 \times 15$ | CONFIG3 | CONFIGURATION 3 | R/W | Yes | Go |
| $0 \times 16$ | DCDC1 | DCDC1 CONTROL | R/W | Yes | Go |
| $0 \times 17$ | DCDC2 | DCDC2 CONTROL | R/W | Yes | Go |
| $0 \times 18$ | DCDC3 | DCDC3 CONTROL | R/W | Yes | Go |
| $0 \times 19$ | DCDC4 | DCDC4 CONTROL | R/W | Yes | Go |
| $0 \times 1 \mathrm{~A}$ | SLEW | SLEW RATE CONTROL | R/W | Yes | Go |
| $0 \times 1 \mathrm{~B}$ | LDO1 | LDO1 CONTROL | R/W | Yes | Go |
| 0x20 | SEQ1 | SEQUENCER 1 | R/W | Yes | Go |
| $0 \times 21$ | SEQ2 | SEQUENCER 2 | R/W | Yes | Go |
| $0 \times 22$ | SEQ3 | SEQUENCER 3 | R/W | Yes | Go |
| $0 \times 23$ | SEQ4 | SEQUENCER 4 | R/W | Yes | Go |
| $0 \times 24$ | SEQ5 | SEQUENCER 5 | R/W | Yes | Go |
| $0 \times 25$ | SEQ6 | SEQUENCER 6 | R/W | Yes | Go |
| $0 \times 26$ | SEQ7 | SEQUENCER 7 | R/W | Yes | Go |

Table 5-7 explains the common abbreviations used in this section.

Table 5-7. Common Abbreviations

| Abbreviation | Description |
| :--- | :--- |
| R | Read |
| W | Write |
| R/W | Read and write capable |
| E2 | Backed by EEPROM |
| h | Hexadecimal notation of a group of bits |
| b | Hexadecimal notation of a bit or group of bits |
| X | Don't care reset value |

### 5.6.4.1 CHIPID Register (subaddress $=0 \times 0$ ) [reset $=0 \times 5$ ]

CHIPID is shown in Figure 5-36 and described in Table 5-8.
Return to Summary Table.
Figure 5-36. CHIPID Register

| 7 | 6 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CHIP |  | REV |  |  |
| R-Oh | R-5h |  |  |  |  |

Table 5-8. CHIPID Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-3 | CHIP | R | Oh | Chip ID $\begin{aligned} & 0 \mathrm{~h}=\text { TPS65218D0 } \\ & 1 \mathrm{~h}=\text { Future use } \\ & \ldots \\ & 1 \mathrm{Fh}=\text { Future use } \end{aligned}$ |
| 2-0 | REV | R | 5h | Revision code $\begin{aligned} & 0 \mathrm{~h}=\text { Revision } 1.0 \\ & 1 \mathrm{~h}=\text { Revision } 1.1 \\ & 2 \mathrm{~h}=\text { Revision } 2.0 \\ & 3 \mathrm{~h}=\text { Revision } 2.1 \\ & 4 \mathrm{~h}=\text { Revision } 3.0 \\ & 5 \mathrm{~h}=\text { Revision } 4.0(\mathrm{DO}) \\ & 6 \mathrm{~h}=\text { Future use } \\ & 7 \mathrm{~h}=\text { Future use } \end{aligned}$ |

TPS65218D0
www.ti.com.cn

### 5.6.4.2 INT1 Register (subaddress = 0x1) [reset = 0x0]

INT1 is shown in Figure 5-37 and described in Table 5-9.
Return to Summary Table.
Figure 5-37. INT1 Register

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | VPRG | AC | PB | HOT | CC_AQC | PRGC |
| RESERVED | R-Ob | R-0b | R-0b | R-0b | R-0b | R-0b |

Table 5-9. INT1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | Oh |  |
| 5 | VPRG | R | Ob | Programming voltage interrupt <br> $0 \mathrm{~b}=$ No significance <br> $1 \mathrm{~b}=$ Input voltage is too low for programming power-up default values. |
| 4 | AC | R | Ob | AC_DET pin status change interrupt. Note: Status information is available in STATUS register <br> $\mathrm{Ob}=$ No change in status <br> $1 \mathrm{~b}=\mathrm{AC}$ _DET status change (AC_DET pin changed high to low or low to high) |
| 3 | PB | R | Ob | Push-button status change interrupt. Note: Status information is available in STATUS register <br> $0 \mathrm{~b}=$ No change in status <br> $1 \mathrm{~b}=$ Push-button status change (PB changed high to low or low to high) |
| 2 | HOT | R | Ob | Thermal shutdown early warning <br> $\mathrm{Ob}=$ Chip temperature is below HOT threshold <br> $1 \mathrm{~b}=$ Chip temperature exceeds HOT threshold |
| 1 | CC_AQC | R | Ob | Coin cell battery voltage acquisition complete interrupt $0 \mathrm{~b}=\text { No significance }$ <br> $1 \mathrm{~b}=$ Backup battery status comparators have settled and results are available in STATUS register |
| 0 | PRGC | R | Ob | EEPROM programming complete interrupt <br> $0 \mathrm{~b}=$ No significance <br> $1 \mathrm{~b}=$ Programming of power-up default settings has completed successfully |

### 5.6.4.3 INT2 Register (subaddress = 0x2) [reset = 0x0]

INT2 is shown in Figure 5-38 and described in Table 5-10.
Return to Summary Table.
Figure 5-38. INT2 Register

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | LS3_F | LS2_F | LS1_F | LS3_I | LS2_I | LS1_I |
| R-Oh | R-0b | R-0b | R-0b | R-0b | R-0b | R-0b |

Table 5-10. INT2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | 0h |  |
| 5 | LS3_F | R | 0b | Load switch 3 fault interrupt <br> $\mathrm{Ob}=$ No fault. Switch is working normally. <br> $1 \mathrm{~b}=$ Load switch exceeded operating temperature limit and is temporarily disabled. |
| 4 | LS2_F | R | 0b | Load switch 2 fault interrupt <br> $\mathrm{Ob}=$ No fault. Switch is working normally. <br> $1 \mathrm{~b}=$ Load switch exceeded operating temperature limit or input voltage dropped below minimum value. Switch is temporarily disabled. |
| 3 | LS1_F | R | 0b | Load switch 1 fault interrupt <br> $\mathrm{Ob}=$ No fault. Switch is working normally. <br> $1 \mathrm{~b}=$ Load switch exceeded operating temperature limit and is temporarily disabled. |
| 2 | LS3_I | R | 0b | Load switch 3 current-limit interrupt <br> $\mathrm{Ob}=$ Load switch is disabled or not in current limit <br> $1 \mathrm{~b}=$ Load switch is actively limiting the output current (output load is exceeding current limit value) |
| 1 | LS2_I | R | 0b | Load switch 2 current-limit interrupt <br> $\mathrm{Ob}=$ Load switch is disabled or not in current limit <br> $1 \mathrm{~b}=$ Load switch is actively limiting the output current (output load is exceeding current limit value) |
| 0 | LS1_। | R | 0b | Load switch 1 current-limit interrupt <br> $\mathrm{Ob}=$ Load switch is disabled or not in current limit <br> $1 \mathrm{~b}=$ Load switch is actively limiting the output current (output load is exceeding current limit value) |

### 5.6.4.4 INT_MASK1 Register (subaddress = 0x3) [reset = 0x0]

INT_MASK1 is shown in Figure 5-39 and described in Table 5-11.
Return to Summary Table.
Figure 5-39. INT_MASK1 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  | VPRGM | ACM | PBM | HOTM | CC_AQCM | PRGCM |
| R-Oh |  | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b |

Table 5-11. INT_MASK1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | Oh |  |
| 5 | VPRGM | R/W | 0b | Programming voltage interrupt mask bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 4 | ACM | R/W | 0b | AC_DET interrupt masking bit. <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) <br> Note: mask bit has no effect on monitoring function |
| 3 | PBM | R/W | 0b | PB interrupt masking bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 2 | HOTM | R/W | 0b | HOT interrupt masking bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 1 | CC_AQCM | R/W | 0b | C_AQC interrupt masking bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 0 | PRGCM | R/W | 0b | PRGC interrupt masking bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |

### 5.6.4.5 INT_MASK2 Register (subaddress $=0 \times 4$ ) [reset $=0 \times 0$ ]

INT_MASK2 is shown in Figure 5-40 and described in Table 5-12.
Return to Summary Table.
Figure 5-40. INT_MASK2 Register

| 7 | 6 | 5 | 4 | 3 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | LS3_FM | LS2_FM | LS1_FM | LS3_IM | LS2_IM | LS1_IM |
| R-Oh | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b |

Table 5-12. INT_MASK2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | Oh |  |
| 5 | LS3_FM | R/W | 0b | LS3 fault interrupt mask bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 4 | LS2_FM | R/W | Ob | LS2 fault interrupt mask bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 3 | LS1_FM | R/W | 0b | LS1 fault interrupt mask bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 2 | LS3_IM | R/W | Ob | LS3 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 1 | LS2_IM | R/W | 0b | LS2 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |
| 0 | LS1_IM | R/W | Ob | LS1 current-limit interrupt mask bit. Note: mask bit has no effect on monitoring function <br> $\mathrm{Ob}=$ Interrupt is unmasked (interrupt event pulls nINT pin low) <br> $1 \mathrm{~b}=$ Interrupt is masked (interrupt has no effect on nINT pin) |

TPS65218D0
www.ti.com.cn

### 5.6.4.6 STATUS Register (subaddress $=0 \times 5$ ) [reset $=00 X X X X X$ b]

Register mask: COh
STATUS is shown in Figure 5-41 and described in Table 5-13.
Return to Summary Table.
Figure 5-41. STATUS Register

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FSEAL | EE | AC_STATE | PB_STATE | STATE | CC_STAT |  |
| R-Ob | R-Ob | R-X | R-X | R-X | R-X |  |

Table 5-13. STATUS Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | FSEAL | R | 0b | Freshness seal (FSEAL) status. Note: See Section 5.6.2 for details. $0 \mathrm{~b}=$ FSEAL is in native state (fresh) <br> $1 \mathrm{~b}=\mathrm{FSEAL}$ is broken |
| 6 | EE | R | Ob | EEPROM status <br> $0 \mathrm{~b}=$ EEPROM values have not been changed from factory default setting <br> $1 \mathrm{~b}=$ EEPROM values have been changed from factory default settings |
| 5 | AC_STATE | R | X | AC_DET input status bit <br> $0 \mathrm{~b}=\mathrm{AC}$ _DET input is inactive (AC_DET input pin is high) <br> $1 \mathrm{~b}=$ AC_DET input is active (AC_DET input is low) |
| 4 | PB_STATE | R | X | PB input status bit <br> $\mathrm{Ob}=$ Push Button input is inactive (PB input pin is high) <br> $1 \mathrm{~b}=$ Push Button input is active (PB input pin is low) |
| 3-2 | STATE | R | X | $\begin{aligned} & \text { State machine STATE indication } \\ & \text { Oh = PMIC is in transitional state } \\ & 1 \mathrm{~h}=\text { PMIC is in WAIT_PWR_EN state } \\ & 2 \mathrm{~h}=\text { PMIC is in ACTIVE state } \\ & 3 \mathrm{~h}=\text { PMIC is in SUSPEND state } \end{aligned}$ |
| 1-0 | CC_STAT | R | X | Coin cell state of charge. Note: Coin-cell voltage acquisition must be triggered first before status bits are valid. See CC_AQ bit in Section 5.6.4.7. <br> Oh $=\mathrm{V}_{\text {CC }}<\mathrm{V}_{\text {LOW_LEVEL }}$; Coin cell is not present or approaching end-of-life (EOL) <br> $1 \mathrm{~h}=\mathrm{V}_{\text {LOW_LEVEL }}<\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\text {GOOD_LEVEL }}$; Coin cell voltage is LOW. <br> $2 h=V_{G O O D \_L E V E L}<V_{C C}<V_{\text {IDEAL_LEVEL }} ;$ Coin cell voltage is GOOD. <br> $3 \mathrm{~h}=\mathrm{V}_{\text {IDEAL }}<\mathrm{V}_{\mathrm{CC}}$; Coin cell voltage is IDEAL. |

### 5.6.4.7 CONTROL Register (subaddress = 0x6) [reset = 0x0]

CONTROL is shown in Figure 5-42 and described in Table 5-14.
Return to Summary Table.
Figure 5-42. CONTROL Register

| 7 | 5 | 4 | 3 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | RESERVED |  | OFFnPFO | CC_AQ |  |
|  | R-Oh | R/W-Ob | R/W-Ob |  |  |

Table 5-14. CONTROL Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| $7-2$ | RESERVED | R | Oh |  |
| 1 | OFFnPFO | R/W | Oh | Power-fail shutdown bit <br> $0 \mathrm{~b}=\mathrm{nPFO}$ has no effect on PMIC state <br> $1 \mathrm{~b}=$ All rails are shut down and PMIC enters OFF state when PFI <br> comparator trips (nPFO is low) |
| 0 | CC_AQ | R/W | Oh | Coin Cell battery voltage acquisition start bit <br> $0 \mathrm{~b}=$ No significance <br> $1 \mathrm{~b}=$ Triggers voltage acquisition. Bit is automatically reset to 0. |

### 5.6.4.8 FLAG Register (subaddress $=0 \times 7$ ) [reset $=0 \times 0$ ]

FLAG is shown in Figure 5-43 and described in Table 5-15.
Return to Summary Table.
Figure 5-43. FLAG Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GPO3_FLG | GPO2_FLG | GPO1_FLG | LDO1_FLG | DC4_FLG | DC3_FLG | DC2_FLG | DC1_FLG |
| R-0b | R-0b | R-0b | R-0b | R-0b | R-0b | R-0b |  |

Table 5-15. FLAG Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | GPO3_FLG | R | 0b | GPO3 Flag bit <br> Ob = Device powered up from OFF or SUSPEND state and GPO3 was disabled while in SUSPEND. <br> $1 \mathrm{~b}=$ Device powered up from SUSPEND state and GPO3 was enabled while in SUSPEND. |
| 6 | GPO2_FLG | R | Ob | GPO2 Flag bit <br> Ob = Device powered up from OFF or SUSPEND state and GPO2 was disabled while in SUSPEND. <br> $1 \mathrm{~b}=$ Device powered up from SUSPEND state and GPO2 was enabled while in SUSPEND. |
| 5 | GPO1_FLG | R | 0b | GPO1 Flag bit <br> Ob = Device powered up from OFF or SUSPEND state and GPO1 was disabled while in SUSPEND. <br> $1 \mathrm{~b}=$ Device powered up from SUSPEND state and GPO1 was enabled while in SUSPEND. |
| 4 | LDO1_FLG | R | 0b | LDO1 Flag bit <br> Ob = Device powered up from OFF or SUSPEND state and LDO1 was disabled while in SUSPEND. <br> $1 \mathrm{~b}=$ Device powered up from SUSPEND state and LDO1 was enabled while in SUSPEND. |
| 3 | DC4_FLG | R | 0b | DCDC4 Flag bit <br> Ob = Device powered up from OFF or SUSPEND state and DCDC4 was disabled while in SUSPEND. <br> $1 \mathrm{~b}=$ Device powered up from SUSPEND state and DCDC4 was enabled while in SUSPEND. |
| 2 | DC3_FLG | R | Ob | DCDC3 Flag bit <br> Ob = Device powered up from OFF or SUSPEND state and DCDC3 was disabled while in SUSPEND. <br> $1 \mathrm{~b}=$ Device powered up from SUSPEND state and DCDC3 was enabled while in SUSPEND. |
| 1 | DC2_FLG | R | 0b | DCDC2 Flag bit <br> Ob = Device powered up from OFF or SUSPEND state and DCDC2 was disabled while in SUSPEND. <br> 1b = Device powered up from SUSPEND state and DCDC2 was enabled while in SUSPEND. |

Table 5-15. FLAG Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 0 | DC1_FLG | R | Ob | DCDC1 Flag bit <br> $0 b=$ Device powered up from OFF or SUSPEND state and DCDC1 <br> was disabled while in SUSPEND. <br> $1 \mathrm{~b}=$ Device powered up from SUSPEND state and GDCDC1PO3 <br> was enabled while in SUSPEND. |

### 5.6.4.9 PASSWORD Register (subaddress $=0 \times 10$ ) [reset $=0 \times 0$ ]

PASSWORD is shown in Figure 5-44 and described in Table 5-16.
Return to Summary Table.
Figure 5-44. PASSWORD Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PWRD |  |  |  |  |  |  |  |
| R/W-Oh |  |  |  |  |  |  |  |

Table 5-16. PASSWORD Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :--- | :--- | :--- | :--- | :--- |
| $7-0$ | PWRD | R/W | Oh | Register is used for accessing password protected registers (see <br> Section 5.6.1 for details). Breaking the freshness seal (see <br> Section 5.6.2 for details).Programming power-up default values (see <br> Section 5.5.1 for details). Read-back always yields 0x00. |

### 5.6.4.10 ENABLE1 Register (subaddress = 0x11) [reset = 0x0]

ENABLE1 is shown in Figure 5-45 and described in Table 5-17.
Return to Summary Table.
Password protected.
Figure 5-45. ENABLE1 Register


Table 5-17. ENABLE1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | Oh |  |
| 5 | DC6_EN | R/W | 0b | DCDC6 enable bit. DCDC6 can only be disabled if FSEAL $=0$. See Section 5.6.2 for details. $\begin{aligned} & 0 \mathrm{~b}=\text { Disabled } \\ & 1 \mathrm{~b}=\text { Enabled } \end{aligned}$ |
| 4 | DC5_EN | R/W | 0b | DCDC5 enable bit. Note: At power-up/down this bit is automatically updated by the internal power sequencer. DCDC5 can only be disabled if FSEAL $=0$. See Section 5.6.2 for details. $\begin{aligned} & 0 \mathrm{~b}=\text { Disabled } \\ & 1 \mathrm{~b}=\text { Enabled } \end{aligned}$ |
| 3 | DC4_EN | R/W | 0b | DCDC4 enable bit. Note: At power-up/down this bit is automatically updated by the internal power sequencer. $\begin{aligned} 0 \mathrm{~b} & =\text { Disabled } \\ 1 \mathrm{~b} & =\text { Enabled } \end{aligned}$ |
| 2 | DC3_EN | R/W | 0b | DCDC3 enable bit. Note: At power-up/down this bit is automatically updated by the internal power sequencer. $\begin{aligned} 0 \mathrm{~b} & =\text { Disabled } \\ 1 \mathrm{~b} & =\text { Enabled } \end{aligned}$ |
| 1 | DC2_EN | R/W | 0b | DCDC2 enable bit. Note: At power-up/down this bit is automatically updated by the internal power sequencer. $\begin{aligned} & 0 \mathrm{~b}=\text { Disabled } \\ & 1 \mathrm{~b}=\text { Enabled } \end{aligned}$ |
| 0 | DC1_EN | R/W | 0b | DCDC1 enable bit. Note: At power-up/down this bit is automatically updated by the internal power sequencer. $\begin{aligned} 0 \mathrm{~b} & =\text { Disabled } \\ 1 \mathrm{~b} & =\text { Enabled } \end{aligned}$ |

### 5.6.4.11 ENABLE2 Register (subaddress = 0x12) [reset = 0x0]

ENABLE2 is shown in Figure 5-46 and described in Table 5-18.
Return to Summary Table.
Password protected.
Figure 5-46. ENABLE2 Register

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | GPIO3 | GPIO2 | GPIO1 | LS3_EN | LS2_EN | LS1_EN | LDO1_EN |
| R-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b |

Table 5-18. ENABLE2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | RESERVED | R | 0b |  |
| 6 | GPIO3 | R/W | Ob | General purpose output 3 / reset polarity. Note: If DC12_RST bit (register $0 \times 14$ ) is set to 1 this bit has no function. $\begin{aligned} & 0 \mathrm{~b}=\text { GPIO3 output is driven low } \\ & \mathrm{lb}=\text { GPIO3 output is HiZ } \end{aligned}$ |
| 5 | GPIO2 | R/W | 0b | General purpose output 2. Note: If IO_SEL bit (register 0x13) is set to 1 this bit has no function. $\begin{aligned} & 0 \mathrm{~b}=\mathrm{GPO} 2 \text { output is driven low } \\ & 1 \mathrm{~b}=\mathrm{GPO} 2 \text { output is } \mathrm{HZ} \end{aligned}$ |
| 4 | GPIO1 | R/W | Ob | General purpose output 1. Note: If IO_SEL bit (register 0x13) is set to 1 this bit has no function. $\begin{aligned} & 0 \mathrm{~b}=\text { GPO1 output is driven low } \\ & 1 \mathrm{~b}=\text { GPO1 output is HiZ } \end{aligned}$ |
| 3 | LS3_EN | R/W | 0b | Load switch 3 (LS3) enable bit $\begin{aligned} & 0 \mathrm{~b}=\text { Disabled } \\ & 1 \mathrm{~b}=\text { Enabled } \end{aligned}$ |
| 2 | LS2_EN | R/W | Ob | Load switch 2 (LS2) enable bit $\begin{aligned} & 0 \mathrm{~b}=\text { Disabled } \\ & 1 \mathrm{~b}=\text { Enabled } \end{aligned}$ |
| 1 | LS1_EN | R/W | 0b | Load switch 1 (LS1) enable bit. $\begin{aligned} & 0 \mathrm{~b}=\text { Disabled } \\ & 1 \mathrm{~b}=\text { Enabled } \end{aligned}$ <br> Note: At power-up/down this bit is automatically updated by the internal power sequencer. |
| 0 | LDO1_EN | R/W | Ob | LDO1 enable bit. $\begin{aligned} & 0 \mathrm{~b}=\text { Disabled } \\ & 1 \mathrm{~b}=\text { Enabled } \end{aligned}$ <br> Note: At power-up/down this bit is automatically updated by the internal power sequencer. |

TPS65218D0
www.ti.com.cn

### 5.6.4.12 CONFIG1 Register (subaddress = 0x13) [reset = 0x4C]

CONFIG1 is shown in Figure 5-47 and described in Table 5-19.
Return to Summary Table.
Password protected.
Figure 5-47. CONFIG1 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRST | GPO2_BUF | IO1_SEL | PGDLY | STRICT |  |  |
| R/W-0b | R/W-1b | R/W-0b |  | R/W-1h | R/W-1b | UVLO |

Table 5-19. CONFIG1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | TRST | R/W, E2 | 0b | Push-button reset time constant $\begin{aligned} & 0 b=8 s \\ & 1 b=15 s \end{aligned}$ |
| 6 | GPO2_BUF | R/W, E2 | 1b | GPO2 output buffer configuration <br> $0 \mathrm{~b}=$ GPO2 buffer is configured as open-drain <br> $1 \mathrm{~b}=$ GPO2 buffer is configured as push-pull (high-level is driven to IN_LS1) |
| 5 | IO1_SEL | R/W, E2 | 0b | GPIO1 / GPO2 configuration bit. See Section 5.3.1.14 for details. <br> $0 \mathrm{~b}=$ GPIO1 is configured as general-purpose, open-drain output. GPO2 is independent output <br> $1 \mathrm{~b}=$ GPIO1 is configured as input, controlling GPO2. Intended for DDR3 reset signal control. |
| 4-3 | PGDLY | R/W, E2 | 1h | Power-Good delay. Note: Power-good delay applies to rising-edge only (power-up), not falling edge (power-down or fault) $\begin{aligned} & \mathrm{Oh}=10 \mathrm{~ms} \\ & \mathrm{~h}=20 \mathrm{~ms} \\ & 2 \mathrm{~h}=50 \mathrm{~ms} \\ & 3 \mathrm{~h}=150 \mathrm{~ms} \end{aligned}$ |
| 2 | STRICT | R/W, E2 | 1b | Supply Voltage Supervisor Sensitivity selection. See Section 4.5 for details. <br> $\mathrm{Ob}=$ Power-good threshold (VOUT falling) has wider limits. Overvoltage is not monitored <br> 1b = Power-good threshold (VOUT falling) has tight limits. Overvoltage is monitored. |
| 1-0 | UVLO | R/W, E2 | Oh | UVLO setting $\begin{aligned} & 0 \mathrm{~h}=2.75 \mathrm{~V} \\ & 1 \mathrm{~h}=2.95 \mathrm{~V} \\ & 2 \mathrm{~h}=3.25 \mathrm{~V} \\ & 3 \mathrm{~h}=3.35 \mathrm{~V} \end{aligned}$ |

### 5.6.4.13 CONFIG2 Register (subaddress $=0 \times 14$ ) [reset $=0 \times C 0]$

CONFIG2 is shown in Figure 5-48 and described in Table 5-20.
Return to Summary Table.
Password protected.
Figure 5-48. CONFIG2 Register

| 7 | 6 | 5 | 4 | 3 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC12_RST | UVLOHYS | RESERVED | LS3ILIM | LS2ILIM |  |
| R/W-1b | R/W-1b | R-Oh | R/W-0h | R/W-0h |  |

Table 5-20. CONFIG2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | DC12_RST | R/W | 1b, E2 | DCDC1 and DCDC2 reset-pin enable <br> $0 \mathrm{~b}=$ GPIO3 is configured as general-purpose output <br> $1 \mathrm{~b}=$ GPIO3 is configured as warm-reset input to DCDC1 and DCDC2 |
| 6 | UVLOHYS | R/W | 1b, E2 | UVLO hysteresis $\begin{aligned} & 0 \mathrm{~b}=200 \mathrm{mV} \\ & 1 \mathrm{~b}=400 \mathrm{mV} \end{aligned}$ |
| 5-4 | RESERVED | R | Oh |  |
| 3-2 | LS3ILIM | R/W | Oh | Load switch 3 (LS3) current limit selection $\begin{aligned} & 0 \mathrm{~h}=100 \mathrm{~mA},(\mathrm{MIN}=98 \mathrm{~mA}) \\ & 1 \mathrm{~h}=200 \mathrm{~mA},(\mathrm{MIN}=194 \mathrm{~mA}) \\ & 2 \mathrm{~h}=500 \mathrm{~mA},(\mathrm{MIN}=475 \mathrm{~mA}) \\ & 3 \mathrm{~h}=1000 \mathrm{~mA},(\mathrm{MIN}=900 \mathrm{~mA}) \end{aligned}$ <br> See the LS3 current limit specification in Section 4.5 for more details. |
| 1-0 | LS2ILIM | R/W | Oh | Load switch 2 (LS2) current limit selection $\begin{aligned} & 0 \mathrm{~h}=100 \mathrm{~mA},(\mathrm{MIN}=94 \mathrm{~mA}) \\ & 1 \mathrm{~h}=200 \mathrm{~mA},(\mathrm{MIN}=188 \mathrm{~mA}) \\ & 2 \mathrm{~h}=500 \mathrm{~mA},(\mathrm{MIN}=465 \mathrm{~mA}) \\ & 3 \mathrm{~h}=1000 \mathrm{~mA},(\mathrm{MIN}=922 \mathrm{~mA}) \end{aligned}$ <br> See the LS2 current limit specification in Section 4.5 for more details. |

### 5.6.4.14 CONFIG3 Register (subaddress $=0 \times 15$ ) [reset $=0 \times 0$ ]

CONFIG3 is shown in Figure 5-49 and described in Table 5-21.
Return to Summary Table.
Password protected.
Figure 5-49. CONFIG3 Register

| 7 | 6 | 5 | 4 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED | LS3nPFO | LS2nPFO | LS1nPFO | LS3DCHRG | LS2DCHRG | LS1DCHRG |
| R-Oh | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b |

Table 5-21. CONFIG3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | 0b |  |
| 5 | LS3nPFO | R/W | Ob | Load switch 3 power-fail disable bit <br> $\mathrm{Ob}=$ Load switch status is not affected by power-fail comparator <br> $1 \mathrm{~b}=$ Load switch is disabled if power-fail comparator trips (nPFO is low) |
| 4 | LS2nPFO | R/W | Ob | Load switch 2 power-fail disable bit <br> $\mathrm{Ob}=$ Load switch status is not affected by power-fail comparator <br> $1 \mathrm{~b}=$ Load switch is disabled if power-fail comparator trips (nPFO is low) |
| 3 | LS1nPFO | R/W | Ob | Load switch 1 power-fail disable bit <br> $\mathrm{Ob}=$ Load switch status is not affected by power-fail comparator <br> $1 \mathrm{~b}=$ Load switch is disabled if power-fail comparator trips (nPFO is low) |
| 2 | LS3DCHRG | R/W | Ob | Load switch 3 discharge enable bit <br> $\mathrm{Ob}=$ Active discharge is disabled <br> $1 \mathrm{~b}=$ Active discharge is enabled (load switch output is actively discharged when switch is OFF) |
| 1 | LS2DCHRG | R/W | 0b | Load switch 2 discharge enable bit <br> $\mathrm{Ob}=$ Active discharge is disabled <br> $1 \mathrm{~b}=$ Active discharge is enabled (load switch output is actively discharged when switch is OFF) |
| 0 | LS1DCHRG | R/W | 0b | Load switch 1 discharge enable bit <br> $\mathrm{Ob}=$ Active discharge is disabled <br> $1 \mathrm{~b}=$ Active discharge is enabled (load switch output is actively discharged when switch is OFF) |

### 5.6.4.15 DCDC1 Register (offset $=0 \times 16$ ) [reset $=0 \times 99$ ]

DCDC1 is shown in Figure 5-50 and described in Table 5-22.
Return to Summary Table.
Note 1: This register is password protected. For more information, see Section 5.6.1.
Note 2: A 5 -ms blanking time of the overvoltage and undervoltage monitoring occurs when a write is performed on the DCDC1 register.
Note 3: To change the output voltage of DCDC1, the GO bit or the GODSBL bit must be set to 1 b in register $0 \times 1 \mathrm{~A}$.

Figure 5-50. DCDC1 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFM | RESERVED |  | DCDC1 |  |  |  |
| R/W-1b | R-0b | R/W-19h |  |  |  |  |

Table 5-22. DCDC1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | PFM | R/W | 1 b | Pulse Frequency Modulation (PFM, also known as pulse-skip-mode) <br> enable. PFM mode improves light-load efficiency. Actual PFM mode <br> operation depends on load condition. <br> Ob = Disabled (forced PWM) <br> 1b = Enabled |
| 6 | RESERVED | R | Ob |  |

Table 5-22. DCDC1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 5-0 | DCDC1 | R/W, E2 | 19h |  |
|  |  |  |  | DCDC1 output voltage setting |
|  |  |  |  | Oh = 0.850 |
|  |  |  |  | $1 \mathrm{~h}=0.860$ |
|  |  |  |  | $2 \mathrm{~h}=0.870$ |
|  |  |  |  | $3 \mathrm{~h}=0.880$ |
|  |  |  |  | $4 \mathrm{~h}=0.890$ |
|  |  |  |  | $5 \mathrm{~h}=0.900$ |
|  |  |  |  | $6 \mathrm{~h}=0.910$ |
|  |  |  |  | $7 \mathrm{~h}=0.920$ |
|  |  |  |  | $8 \mathrm{~h}=0.930$ |
|  |  |  |  | $9 \mathrm{~h}=0.940$ |
|  |  |  |  | $\mathrm{Ah}=0.950$ |
|  |  |  |  | $\mathrm{Bh}=0.960$ |
|  |  |  |  | $\mathrm{Ch}=0.970$ |
|  |  |  |  | Dh $=0.980$ |
|  |  |  |  | $\mathrm{Eh}=0.990$ |
|  |  |  |  | $\mathrm{Fh}=1.000$ |
|  |  |  |  | $10 \mathrm{~h}=1.010$ |
|  |  |  |  | $11 \mathrm{~h}=1.020$ |
|  |  |  |  | $12 \mathrm{~h}=1.030$ |
|  |  |  |  | $13 \mathrm{~h}=1.040$ |
|  |  |  |  | $14 \mathrm{~h}=1.050$ |
|  |  |  |  | $15 \mathrm{~h}=1.060$ |
|  |  |  |  | $16 \mathrm{~h}=1.070$ |
|  |  |  |  | $17 \mathrm{~h}=1.080$ |
|  |  |  |  | $18 \mathrm{~h}=1.090$ |
|  |  |  |  | $19 \mathrm{~h}=1.100$ |
|  |  |  |  | $1 \mathrm{Ah}=1.110$ |
|  |  |  |  | $1 \mathrm{Bh}=1.120$ |
|  |  |  |  | $1 \mathrm{Ch}=1.130$ |
|  |  |  |  | $1 \mathrm{Dh}=1.140$ |
|  |  |  |  | $1 \mathrm{Eh}=1.150$ |
|  |  |  |  | $1 \mathrm{Fh}=1.160$ |
|  |  |  |  | $20 \mathrm{~h}=1.170$ |
|  |  |  |  | $21 \mathrm{~h}=1.180$ |
|  |  |  |  | $22 \mathrm{~h}=1.190$ |
|  |  |  |  | $23 \mathrm{~h}=1.200$ |

Table 5-22. DCDC1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 24 \mathrm{~h}=1.210 \\ & 25 \mathrm{~h}=1.220 \\ & 26 \mathrm{~h}=1.230 \\ & 27 \mathrm{~h}=1.240 \\ & 28 \mathrm{~h}=1.250 \\ & 29 \mathrm{~h}=1.260 \\ & 2 \mathrm{Ah}=1.270 \\ & 2 \mathrm{Bh}=1.280 \\ & 2 \mathrm{Ch}=1.290 \\ & 2 \mathrm{Dh}=1.300 \\ & 2 E \mathrm{~h}=1.310 \\ & 2 \mathrm{Fh}=1.320 \\ & 30 \mathrm{~h}=1.330 \\ & 31 \mathrm{~h}=1.340 \\ & 32 \mathrm{~h}=1.350 \\ & 33 \mathrm{~h}=1.375 \\ & 34 \mathrm{~h}=1.400 \\ & 35 \mathrm{~h}=1.425 \\ & 36 \mathrm{~h}=1.450 \\ & 37 \mathrm{~h}=1.475 \\ & 38 \mathrm{~h}=1.500 \\ & 39 \mathrm{~h}=1.525 \\ & 3 \mathrm{~h}=1.550 \\ & 3 B \mathrm{Ch}=1.575 \\ & 3 \mathrm{Ch}=1.600 \\ & 3 \mathrm{Dh}=1.625 \\ & 3 E \mathrm{~h}=1.650 \\ & 3 \mathrm{Fh}=1.675 \end{aligned}$ |

### 5.6.4.16 DCDC2 Register (subaddress = 0x17) [reset = 0x99]

DCDC2 is shown in Figure 5-51 and described in Table 5-23.
Return to Summary Table.
Note 1: This register is password protected. For more information, see Section 5.6.1.
Note 2: A 5 -ms blanking time of the overvoltage and undervoltage monitoring occurs when a write is performed on the DCDC2 register.
Note 3: To change the output voltage of DCDC2, the GO bit or the GODSBL bit must be set to 1 b in register $0 \times 1 \mathrm{~A}$.

Figure 5-51. DCDC2 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFM | RESERVED |  | DCDC2 |  |  |  |
| R/W-1b | R-Ob | R/W-19h |  |  |  |  |

Table 5-23. DCDC2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | PFM | R/W | 1 b | Pulse frequency modulation (PFM, also known as pulse-skip-mode) <br> enable. PFM mode improves light-load efficiency. Actual PFM mode <br> operation depends on load condition. <br> Ob = Disabled (forced PWM) <br> $1 \mathrm{~b}=$ Enabled |
| 6 | RESERVED | R | Ob |  |

Table 5-23. DCDC2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 5-0 | DCDC2 | R/W, E2 | 19h |  |
|  |  |  |  | DCDC2 output voltage setting |
|  |  |  |  | Oh = 0.850 |
|  |  |  |  | $1 \mathrm{~h}=0.860$ |
|  |  |  |  | $2 \mathrm{~h}=0.870$ |
|  |  |  |  | $3 \mathrm{~h}=0.880$ |
|  |  |  |  | $4 \mathrm{~h}=0.890$ |
|  |  |  |  | $5 \mathrm{~h}=0.900$ |
|  |  |  |  | $6 \mathrm{~h}=0.910$ |
|  |  |  |  | $7 \mathrm{~h}=0.920$ |
|  |  |  |  | $8 \mathrm{~h}=0.930$ |
|  |  |  |  | $9 \mathrm{~h}=0.940$ |
|  |  |  |  | $\mathrm{Ah}=0.950$ |
|  |  |  |  | $\mathrm{Bh}=0.960$ |
|  |  |  |  | $\mathrm{Ch}=0.970$ |
|  |  |  |  | Dh $=0.980$ |
|  |  |  |  | $\mathrm{Eh}=0.990$ |
|  |  |  |  | $\mathrm{Fh}=1.000$ |
|  |  |  |  | $10 \mathrm{~h}=1.010$ |
|  |  |  |  | $11 \mathrm{~h}=1.020$ |
|  |  |  |  | $12 \mathrm{~h}=1.030$ |
|  |  |  |  | $13 \mathrm{~h}=1.040$ |
|  |  |  |  | $14 \mathrm{~h}=1.050$ |
|  |  |  |  | $15 \mathrm{~h}=1.060$ |
|  |  |  |  | $16 \mathrm{~h}=1.070$ |
|  |  |  |  | $17 \mathrm{~h}=1.080$ |
|  |  |  |  | $18 \mathrm{~h}=1.090$ |
|  |  |  |  | $19 \mathrm{~h}=1.100$ |
|  |  |  |  | $1 \mathrm{Ah}=1.110$ |
|  |  |  |  | $1 \mathrm{Bh}=1.120$ |
|  |  |  |  | $1 \mathrm{Ch}=1.130$ |
|  |  |  |  | $1 \mathrm{Dh}=1.140$ |
|  |  |  |  | $1 \mathrm{Eh}=1.150$ |
|  |  |  |  | $1 \mathrm{Fh}=1.160$ |
|  |  |  |  | $20 \mathrm{~h}=1.170$ |
|  |  |  |  | $21 \mathrm{~h}=1.180$ |
|  |  |  |  | $22 \mathrm{~h}=1.190$ |
|  |  |  |  | $23 \mathrm{~h}=1.200$ |

Table 5-23. DCDC2 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 24 \mathrm{~h}=1.210 \\ & 25 \mathrm{~h}=1.220 \\ & 26 \mathrm{~h}=1.230 \\ & 27 \mathrm{~h}=1.240 \\ & 28 \mathrm{~h}=1.250 \\ & 29 \mathrm{~h}=1.260 \\ & 2 \mathrm{Ah}=1.270 \\ & 2 \mathrm{Bh}=1.280 \\ & 2 \mathrm{Ch}=1.290 \\ & 2 \mathrm{Dh}=1.300 \\ & 2 \mathrm{Eh}=1.310 \\ & 2 \mathrm{Fh}=1.320 \\ & 30 \mathrm{~h}=1.330 \\ & 31 \mathrm{~h}=1.340 \\ & 32 \mathrm{~h}=1.350 \\ & 33 \mathrm{~h}=1.375 \\ & 34 \mathrm{~h}=1.400 \\ & 35 \mathrm{~h}=1.425 \\ & 36 \mathrm{~h}=1.450 \\ & 37 \mathrm{~h}=1.475 \\ & 38 \mathrm{~h}=1.500 \\ & 39 \mathrm{~h}=1.525 \\ & 3 \mathrm{Ah}=1.550 \\ & 3 \mathrm{Bh}=1.575 \\ & 3 \mathrm{Ch}=1.600 \\ & 3 \mathrm{Dh}=1.625 \\ & 3 E \mathrm{~h}=1.650 \\ & 3 \mathrm{Fh}=1.675 \end{aligned}$ |

### 5.6.4.17 DCDC3 Register (subaddress = 0x18) [reset = 0x8C]

DCDC3 is shown in Figure 5-52 and described in Table 5-24.
Return to Summary Table.
Note 1: This register is password protected. For more information, see Section 5.6.1.
Note 2: A 5 -ms blanking time of the overvoltage and undervoltage monitoring occurs when a write is performed on the DCDC3 register.

## NOTE

Power-up default may differ depending on RSEL value. See Section 5.3.1.13 for details.

Figure 5-52. DCDC3 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFM | RESERVED |  | DCDC3 |  |  |  |
| R/W-1b | R-Ob |  | R/W-Ch |  |  |  |

Table 5-24. DCDC3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | PFM | R/W | 1 b | Pulse Frequency Modulation (PFM, also known as pulse-skip-mode) <br> enable. PFM mode improves light-load efficiency. Actual PFM mode <br> operation depends on load condition. <br> Ob = Disabled (forced PWM) <br> $1 \mathrm{~b}=$ Enabled |
| 6 | RESERVED | R | 0 b |  |

Table 5-24. DCDC3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 5-0 | DCDC3 | R/W, E2 | Ch |  |
|  |  |  |  | DCDC3 output voltage setting |
|  |  |  |  | Oh = 0.900 |
|  |  |  |  | $1 \mathrm{~h}=0.925$ |
|  |  |  |  | $2 \mathrm{~h}=0.950$ |
|  |  |  |  | $3 \mathrm{~h}=0.975$ |
|  |  |  |  | $4 \mathrm{~h}=1.000$ |
|  |  |  |  | $5 \mathrm{~h}=1.025$ |
|  |  |  |  | $6 \mathrm{~h}=1.050$ |
|  |  |  |  | $7 \mathrm{~h}=1.075$ |
|  |  |  |  | $8 \mathrm{~h}=1.100$ |
|  |  |  |  | $9 \mathrm{~h}=1.125$ |
|  |  |  |  | $\mathrm{Ah}=1.150$ |
|  |  |  |  | $\mathrm{Bh}=1.175$ |
|  |  |  |  | $\mathrm{Ch}=1.200$ |
|  |  |  |  | Dh $=1.225$ |
|  |  |  |  | Eh = 1.250 |
|  |  |  |  | $\mathrm{Fh}=1.275$ |
|  |  |  |  | $10 \mathrm{~h}=1.300$ |
|  |  |  |  | $11 \mathrm{~h}=1.325$ |
|  |  |  |  | $12 \mathrm{~h}=1.350$ |
|  |  |  |  | $13 \mathrm{~h}=1.375$ |
|  |  |  |  | $14 \mathrm{~h}=1.400$ |
|  |  |  |  | $15 \mathrm{~h}=1.425$ |
|  |  |  |  | $16 \mathrm{~h}=1.450$ |
|  |  |  |  | $17 \mathrm{~h}=1.475$ |
|  |  |  |  | $18 \mathrm{~h}=1.500$ |
|  |  |  |  | $19 \mathrm{~h}=1.525$ |
|  |  |  |  | $1 \mathrm{Ah}=1.550$ |
|  |  |  |  | $1 \mathrm{Bh}=1.600$ |
|  |  |  |  | $1 \mathrm{Ch}=1.650$ |
|  |  |  |  | $1 \mathrm{Dh}=1.700$ |
|  |  |  |  | $1 \mathrm{Eh}=1.750$ |
|  |  |  |  | $1 \mathrm{Fh}=1.800$ |
|  |  |  |  | $20 \mathrm{~h}=1.850$ |
|  |  |  |  | $21 \mathrm{~h}=1.900$ |
|  |  |  |  | $22 \mathrm{~h}=1.950$ |
|  |  |  |  | $23 \mathrm{~h}=2.000$ |

Table 5-24. DCDC3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $\begin{aligned} & 24 \mathrm{~h}=2.050 \\ & 25 \mathrm{~h}=2.100 \\ & 26 \mathrm{~h}=2.150 \\ & 27 \mathrm{~h}=2.200 \\ & 28 \mathrm{~h}=2.250 \\ & 29 \mathrm{~h}=2.300 \\ & 2 \mathrm{Ah}=2.350 \\ & 2 \mathrm{Bh}=2.400 \\ & 2 \mathrm{Ch}=2.450 \\ & 2 \mathrm{Dh}=2.500 \\ & 2 \mathrm{Eh}=2.550 \\ & 2 \mathrm{Fh}=2.600 \\ & 30 \mathrm{~h}=2.650 \\ & 31 \mathrm{~h}=2.700 \\ & 32 \mathrm{~h}=2.750 \\ & 33 \mathrm{~h}=2.800 \\ & 34 \mathrm{~h}=2.850 \\ & 35 \mathrm{~h}=2.900 \\ & 36 \mathrm{~h}=2.950 \\ & 37 \mathrm{~h}=3.000 \\ & 38 \mathrm{~h}=3.050 \\ & 39 \mathrm{~h}=3.100 \\ & 3 \mathrm{Ah}=3.150 \\ & 3 \mathrm{Bh}=3.200 \\ & 3 \mathrm{Ch}=3.250 \\ & 3 \mathrm{Dh}=3.300 \\ & 3 \mathrm{Eh}=3.350 \\ & 3 \mathrm{Fh}=3.400 \end{aligned}$ |

TPS65218D0

### 5.6.4.18 DCDC4 Register (subaddress $=0 \times 19$ ) [reset $=0 \times B 2$ ]

DCDC4 is shown in Figure 5-53 and described in Table 5-25.
Return to Summary Table.
Note 1: This register is password protected. For more information, see Section 5.6.1.
Note 2: A 5 -ms blanking time of the overvoltage and undervoltage monitoring occurs when a write is performed on the DCDC4 register.

## NOTE

Power-up default may differ depending on RSEL value. See Section 5.3.1.13 for details. The Reserved setting should not be selected and the output voltage settings should not be modified while the converter is operating.

Figure 5-53. DCDC4 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PFM | RESERVED |  | DCDC4 |  |  |  |
| R/W-1b | R-0b | R/W-32h |  |  |  |  |

Table 5-25. DCDC4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | PFM | R/W | 1 b | Pulse Frequency Modulation (PFM, also known as pulse-skip-mode) <br> enable. PFM mode improves light-load efficiency. Actual PFM mode <br> operation depends on load condition. <br> Ob = Disabled (forced PWM) <br> $1 \mathrm{~b}=$ Enabled |
| 6 | RESERVED | R | Ob |  |

Table 5-25. DCDC4 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 5-0 | DCDC4 | R/W, E2 | 32h |  |
|  |  |  |  | DCDC4 output voltage setting |
|  |  |  |  | Oh = 1.175 |
|  |  |  |  | $1 \mathrm{~h}=1.200$ |
|  |  |  |  | $2 \mathrm{~h}=1.225$ |
|  |  |  |  | $3 \mathrm{~h}=1.250$ |
|  |  |  |  | $4 \mathrm{~h}=1.275$ |
|  |  |  |  | $5 \mathrm{~h}=1.300$ |
|  |  |  |  | $6 \mathrm{~h}=1.325$ |
|  |  |  |  | $7 \mathrm{~h}=1.350$ |
|  |  |  |  | $8 \mathrm{~h}=1.375$ |
|  |  |  |  | $9 \mathrm{~h}=1.400$ |
|  |  |  |  | $\mathrm{Ah}=1.425$ |
|  |  |  |  | $\mathrm{Bh}=1.450$ |
|  |  |  |  | $\mathrm{Ch}=1.475$ |
|  |  |  |  | Dh $=1.500$ |
|  |  |  |  | Eh $=1.525$ |
|  |  |  |  | $\mathrm{Fh}=1.550$ |
|  |  |  |  | $10 \mathrm{~h}=1.600$ |
|  |  |  |  | $11 \mathrm{~h}=1.650$ |
|  |  |  |  | $12 \mathrm{~h}=1.700$ |
|  |  |  |  | $13 \mathrm{~h}=1.750$ |
|  |  |  |  | $14 \mathrm{~h}=1.800$ |
|  |  |  |  | $15 \mathrm{~h}=1.850$ |
|  |  |  |  | $16 \mathrm{~h}=1.900$ |
|  |  |  |  | $17 \mathrm{~h}=1.950$ |
|  |  |  |  | $18 \mathrm{~h}=2.000$ |
|  |  |  |  | $19 \mathrm{~h}=2.050$ |
|  |  |  |  | $1 \mathrm{Ah}=2.100$ |
|  |  |  |  | $1 \mathrm{Bh}=2.150$ |
|  |  |  |  | $1 \mathrm{Ch}=2.200$ |
|  |  |  |  | $1 \mathrm{Dh}=2.250$ |
|  |  |  |  | $1 \mathrm{Eh}=2.300$ |
|  |  |  |  | $1 \mathrm{Fh}=2.3500$ |
|  |  |  |  | $20 \mathrm{~h}=2.400$ |
|  |  |  |  | $21 \mathrm{~h}=2.450$ |
|  |  |  |  | $22 \mathrm{~h}=2.500$ |
|  |  |  |  | $23 \mathrm{~h}=2.550$ |

Table 5-25. DCDC4 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $24 \mathrm{~h}=2.600$ |
|  |  |  |  | $25 \mathrm{~h}=2.650$ |
|  |  |  |  | $26 \mathrm{~h}=2.700$ |
|  |  |  |  | $27 \mathrm{~h}=2.750$ |
|  |  |  |  | $28 \mathrm{~h}=2.800$ |
|  |  |  |  | $29 \mathrm{~h}=2.850$ |
|  |  |  |  | $2 \mathrm{Ah}=2.900$ |
|  |  |  |  | $2 \mathrm{Bh}=2.950$ |
|  |  |  |  | $2 \mathrm{Ch}=3.000$ |
|  |  |  |  | $2 \mathrm{Dh}=3.050$ |
|  |  |  |  | $2 \mathrm{Eh}=3.100$ |
|  |  |  |  | $2 \mathrm{Fh}=3.150$ |
|  |  |  |  | $30 \mathrm{~h}=3.200$ |
|  |  |  |  | $31 \mathrm{~h}=3.250$ |
|  |  |  |  | $32 \mathrm{~h}=3.300$ |
|  |  |  |  | $33 \mathrm{~h}=3.350$ |
|  |  |  |  | $34 \mathrm{~h}=3.400$ |
|  |  |  |  | $35 \mathrm{~h}=$ reserved |
|  |  |  |  | $36 \mathrm{~h}=$ reserved |
|  |  |  |  | $37 \mathrm{~h}=$ reserved |
|  |  |  |  | $38 \mathrm{~h}=$ reserved |
|  |  |  |  | $39 \mathrm{~h}=$ reserved |
|  |  |  |  | $3 \mathrm{Ah}=$ reserved |
|  |  |  |  | $3 \mathrm{Bh}=$ reserved |
|  |  |  |  | $3 \mathrm{Ch}=$ reserved |
|  |  |  |  | $3 \mathrm{Dh}=$ reserved |
|  |  |  |  | 3Eh = reserved |
|  |  |  |  | $3 \mathrm{Fh}=$ reserved |

### 5.6.4.19 SLEW Register (subaddress = 0x1A) [reset = 0x6]

SLEW is shown in Figure 5-54 and described in Table 5-26.
Return to Summary Table.

## NOTE

Slew-rate control applies to DCDC1 and DCDC2 only. If changing from a higher voltage to lower voltage while STRICT = 1 and converters are in a no load state, PFM bit for DCDC1 and DCDC2 must be set to 0 .

Figure 5-54. SLEW Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GO | GODSBL | RESERVED | SLEW |  |  |  |
| R/W-Ob | R/W-Ob | R-0h | R/W-6h |  |  |  |

Table 5-26. SLEW Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | GO | R/W | Ob | Go bit. Note: Bit is automatically reset at the end of the voltage transition <br> $\mathrm{Ob}=\mathrm{No}$ change <br> $1 \mathrm{~b}=$ Initiates the transition from present state to the output voltage setting currently stored in DCDC1 / DCDC2 register. SLEW setting does apply. |
| 6 | GODSBL | R/W | 0b | Go disable bit Ob = Enabled <br> 1b = Disabled; DCDC1 and DCDC2 output voltage changes whenever set-point is updated in DCDC1 / DCDC2 register without having to write to the GO bit. SLEW setting does apply. |
| 5-3 | RESERVED | R | Oh |  |
| 2-0 | SLEW | R/W | 6h | Output slew rate setting <br> Oh $=160 \mu \mathrm{~s} / \mathrm{step}(0.0625 \mathrm{mV} / \mu \mathrm{s}$ at 10 mV per step) <br> $1 \mathrm{~h}=80 \mu \mathrm{~s} / \mathrm{step}(0.125 \mathrm{mV} / \mu \mathrm{s}$ at 10 mV per step) <br> $2 \mathrm{~h}=40 \mu \mathrm{~s} / \mathrm{step}(0.250 \mathrm{mV} / \mu \mathrm{s}$ at 10 mV per step) <br> $3 \mathrm{~h}=20 \mu \mathrm{~s} / \mathrm{step}(0.500 \mathrm{mV} / \mu \mathrm{s}$ at 10 mV per step) <br> $4 \mathrm{~h}=10 \mu \mathrm{~s} / \mathrm{step}(1.0 \mathrm{mV} / \mu \mathrm{s}$ at 10 mV per step) <br> $5 \mathrm{~h}=5 \mu \mathrm{~s} / \mathrm{step}(2.0 \mathrm{mV} / \mu \mathrm{s}$ at 10 mV per step) <br> $6 \mathrm{~h}=2.5 \mu \mathrm{~s} / \mathrm{step}(4.0 \mathrm{mV} / \mu \mathrm{s}$ at 10 mV per step) <br> $7 \mathrm{~h}=$ Immediate; Slew rate is only limited by control loop response <br> time. Note: The actual slew rate depends on the voltage step per <br> code. Refer to DCDCx registers for details. |

### 5.6.4.20 LDO1 Register (subaddress $=0 \times 1 \mathrm{~B}$ ) [reset $=0 \times 1 \mathrm{~F}]$

LDO1 is shown in Figure 5-55 and described in Table 5-27.
Return to Summary Table.
Note 1: This register is password protected. For more information, see Section 5.6.1.
Note 2: A 5 -ms blanking time of the overvoltage and undervoltage monitoring occurs when a write is performed on the LDO1 register.

Figure 5-55. LDO1 Register

| 7 | 6 | 5 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| RESERVED |  | LDO1 |  |  |  |
| R-Oh | R/W-1Fh |  |  |  |  |

Table 5-27. LDO1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | Oh |  |
| 5-0 | LDO1 | R/W, E2 | 1Fh |  |
|  |  |  |  | LDO1 output voltage setting |
|  |  |  |  | Oh = 0.900 |
|  |  |  |  | $1 \mathrm{~h}=0.925$ |
|  |  |  |  | $2 \mathrm{~h}=0.950$ |
|  |  |  |  | $3 \mathrm{~h}=0.975$ |
|  |  |  |  | $4 \mathrm{~h}=1.000$ |
|  |  |  |  | $5 \mathrm{~h}=1.025$ |
|  |  |  |  | $6 \mathrm{~h}=1.050$ |
|  |  |  |  | $7 \mathrm{~h}=1.075$ |
|  |  |  |  | $8 \mathrm{~h}=1.100$ |
|  |  |  |  | $9 \mathrm{~h}=1.125$ |
|  |  |  |  | $\mathrm{Ah}=1.150$ |
|  |  |  |  | $\mathrm{Bh}=1.175$ |
|  |  |  |  | $\mathrm{Ch}=1.200$ |
|  |  |  |  | Dh = 1.225 |
|  |  |  |  | Eh = 1.250 |
|  |  |  |  | Fh $=1.275$ |
|  |  |  |  | $10 \mathrm{~h}=1.300$ |
|  |  |  |  | $11 \mathrm{~h}=1.325$ |
|  |  |  |  | $12 \mathrm{~h}=1.350$ |
|  |  |  |  | $13 \mathrm{~h}=1.375$ |
|  |  |  |  | $14 \mathrm{~h}=1.400$ |
|  |  |  |  | $15 \mathrm{~h}=1.425$ |
|  |  |  |  | $16 \mathrm{~h}=1.450$ |
|  |  |  |  | $17 \mathrm{~h}=1.475$ |
|  |  |  |  | $18 \mathrm{~h}=1.500$ |
|  |  |  |  | $19 \mathrm{~h}=1.525$ |

Table 5-27. LDO1 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $1 \mathrm{Ah}=1.550$ |
|  |  |  |  | $1 \mathrm{Bh}=1.600$ |
|  |  |  |  | $1 \mathrm{Ch}=1.650$ |
|  |  |  |  | $1 \mathrm{Dh}=1.700$ |
|  |  |  |  | $1 \mathrm{Eh}=1.750$ |
|  |  |  |  | $1 \mathrm{Fh}=1.800$ |
|  |  |  |  | $20 \mathrm{~h}=1.850$ |
|  |  |  |  | $21 \mathrm{~h}=1.900$ |
|  |  |  |  | $22 \mathrm{~h}=1.950$ |
|  |  |  |  | $23 \mathrm{~h}=2.000$ |
|  |  |  |  | $24 \mathrm{~h}=2.050$ |
|  |  |  |  | $25 \mathrm{~h}=2.100$ |
|  |  |  |  | $26 \mathrm{~h}=2.150$ |
|  |  |  |  | $27 \mathrm{~h}=2.200$ |
|  |  |  |  | $28 \mathrm{~h}=2.250$ |
|  |  |  |  | $29 \mathrm{~h}=2.300$ |
|  |  |  |  | $2 \mathrm{Ah}=2.350$ |
|  |  |  |  | $2 \mathrm{Bh}=2.400$ |
|  |  |  |  | $2 \mathrm{Ch}=2.450$ |
|  |  |  |  | $2 \mathrm{Dh}=2.500$ |
|  |  |  |  | $2 \mathrm{Eh}=2.550$ |
|  |  |  |  | $2 \mathrm{Fh}=2.600$ |
|  |  |  |  | $30 \mathrm{~h}=2.650$ |
|  |  |  |  | $31 \mathrm{~h}=2.700$ |
|  |  |  |  | $32 \mathrm{~h}=2.750$ |
|  |  |  |  | $33 \mathrm{~h}=2.800$ |
|  |  |  |  | $34 \mathrm{~h}=2.850$ |
|  |  |  |  | $35 \mathrm{~h}=2.900$ |
|  |  |  |  | $36 \mathrm{~h}=2.950$ |
|  |  |  |  | $37 \mathrm{~h}=3.000$ |
|  |  |  |  | $38 \mathrm{~h}=3.050$ |
|  |  |  |  | $39 \mathrm{~h}=3.100$ |
|  |  |  |  | $3 \mathrm{Ah}=3.150$ |
|  |  |  |  | $3 \mathrm{Bh}=3.200$ |
|  |  |  |  | $3 \mathrm{Ch}=3.250$ |
|  |  |  |  | $3 \mathrm{Dh}=3.300$ |
|  |  |  |  | $3 \mathrm{Eh}=3.350$ |
|  |  |  |  | $3 \mathrm{Fh}=3.400$ |

TPS65218D0
www.ti.com.cn

### 5.6.4.21 SEQ1 Register (subaddress = 0x20) [reset =0x0]

SEQ1 is shown in Figure 5-56 and described in Table 5-28.
Return to Summary Table.
Password protected.
Figure 5-56. SEQ1 Register

| 7 | 6 | 5 | 4 | 3 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DLY8 | DLY7 | DLY6 | DLY5 | DLY4 | DLY3 | DLY2 | DLY1 |
| R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b | R/W-0b |

Table 5-28. SEQ1 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7 | DLY8 | R/W, E2 | 0b | Delay8 (occurs after Strobe8 and before Strobe9) $\begin{aligned} & 0 \mathrm{~b}=2 \mathrm{~ms} \\ & \mathrm{bb}=5 \mathrm{~ms} \end{aligned}$ |
| 6 | DLY7 | R/W, E2 | Ob | Delay7 (occurs after Strobe7 and before Strobe8) $\begin{aligned} & 0 \mathrm{~b}=2 \mathrm{~ms} \\ & \mathrm{~b}=5 \mathrm{~ms} \end{aligned}$ |
| 5 | DLY6 | R/W, E2 | Ob | Delay6 (occurs after Strobe6 and before Strobe7) $\begin{aligned} & 0 \mathrm{~b}=2 \mathrm{~ms} \\ & 1 \mathrm{~b}=5 \mathrm{~ms} \end{aligned}$ |
| 4 | DLY5 | R/W, E2 | Ob | Delay5 (occurs after Strobe5 and before Strobe6) $\begin{aligned} & 0 \mathrm{~b}=2 \mathrm{~ms} \\ & \mathrm{bb}=5 \mathrm{~ms} \end{aligned}$ |
| 3 | DLY4 | R/W, E2 | Ob | Delay4 (occurs after Strobe4 and before Strobe5) $\begin{aligned} & 0 \mathrm{~b}=2 \mathrm{~ms} \\ & \mathrm{~b}=5 \mathrm{~ms} \end{aligned}$ |
| 2 | DLY3 | R/W, E2 | Ob | Delay3 (occurs after Strobe3 and before Strobe4) $\begin{aligned} & 0 \mathrm{~b}=2 \mathrm{~ms} \\ & 1 \mathrm{~b}=5 \mathrm{~ms} \end{aligned}$ |
| 1 | DLY2 | R/W, E2 | 0b | Delay2 (occurs after Strobe2 and before Strobe3) $\begin{aligned} & 0 \mathrm{~b}=2 \mathrm{~ms} \\ & 1 \mathrm{~b}=5 \mathrm{~ms} \end{aligned}$ |
| 0 | DLY1 | R/W, E2 | Ob | Delay1 (occurs after Strobe1 and before Strobe2) $\begin{aligned} & 0 \mathrm{~b}=2 \mathrm{~ms} \\ & 1 \mathrm{~b}=5 \mathrm{~ms} \end{aligned}$ |

### 5.6.4.22 SEQ2 Register (subaddress = 0x21) [reset =0x0]

SEQ2 is shown in Figure 5-57 and described in Table 5-29.
Return to Summary Table.
Password protected.
Figure 5-57. SEQ2 Register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DLYFCTR |  | RESERVED |  | DLY9 |  |  |
| R/W -0b |  | R-Oh | R/W -0b |  |  |  |

Table 5-29. SEQ2 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :--- | :--- | :--- | :--- |
| 7 | DLYFCTR | R/W, E2 | Ob | Power-down delay factor <br> $0 \mathrm{~b}=1 \mathrm{x}$ <br> $\mathrm{b}=10 \mathrm{x}$ (delay times are multiplied by 10x during power-down) <br> Note: DLYFCTR has no effect on power-up timing. |
| $6-1$ | RESERVED | R | Oh |  |
| 0 | DLY9 | R/W, E2 | 0 b | Delay9 (occurs after Strobe9 and before Strobe10) <br> $0 \mathrm{~b}=2 \mathrm{~ms}$ <br> $1 \mathrm{~b}=5 \mathrm{~ms}$ |

### 5.6.4.23 SEQ3 Register (subaddress $=0 \times 22$ ) [reset $=0 \times 98]$

SEQ3 is shown in Figure 5-58 and described in Table 5-30.
Return to Summary Table.
Password protected.
Figure 5-58. SEQ3 Register

| 7 | 5 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC2_SEQ |  | DC1_SEQ |  |  |  |
| R/W-9h |  | R/W-8h |  |  |  |

Table 5-30. SEQ3 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | DC2_SEQ | R/W, E2 | 9h | DCDC2 enable STROBE <br> Oh = Rail is not controlled by sequencer <br> $1 \mathrm{~h}=$ Rail is not controlled by sequencer <br> $2 \mathrm{~h}=$ Rail is not controlled by sequencer <br> $3 \mathrm{~h}=$ Enable at STROBE3 <br> $4 \mathrm{~h}=$ Enable at STROBE4 <br> $5 \mathrm{~h}=$ Enable at STROBE5 <br> 6h = Enable at STROBE6 <br> 7h = Enable at STROBE7 <br> 8h = Enable at STROBE8 <br> 9h = Enable at STROBE9 <br> $\mathrm{Ah}=$ Enable at STROBE10 <br> $\mathrm{Bh}=$ Rail is not controlled by sequencer <br> $\mathrm{Ch}=$ Rail is not controlled by sequencer <br> $\mathrm{Dh}=$ Rail is not controlled by sequencer <br> Eh = Rail is not controlled by sequencer <br> Fh = Rail is not controlled by sequencer |

Table 5-30. SEQ3 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 3-0 | DC1_SEQ | RW, E2 | 8 h | DCDC1 enable STROBE |
|  |  |  |  | $\mathrm{Oh}=$ Rail is not controlled by sequencer |
|  |  |  |  |  |
|  |  |  |  | $1 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $2 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $3 \mathrm{~h}=$ Enable at STROBE3 |
|  |  |  |  | $4 \mathrm{~h}=$ Enable at STROBE4 |
|  |  |  |  | $5 \mathrm{~h}=$ Enable at STROBE5 |
|  |  |  |  | $6 \mathrm{~h}=$ Enable at STROBE6 |
|  |  |  |  | $7 \mathrm{~h}=$ Enable at STROBE7 |
|  |  |  |  | $8 \mathrm{~h}=$ Enable at STROBE8 |
|  |  |  |  | 9h = Enable at STROBE9 |
|  |  |  |  | Ah = Enable at STROBE10 |
|  |  |  |  | $\mathrm{Bh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Ch}=$ Rail is not controlled by sequencer |
|  |  |  |  | Dh = Rail is not controlled by sequencer |
|  |  |  |  | Eh = Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Fh}=$ Rail is not controlled by sequencer |

### 5.6.4.24 SEQ4 Register (subaddress $=0 \times 23$ ) [reset $=0 \times 75]$

SEQ4 is shown in Figure 5-59 and described in Table 5-31.
Return to Summary Table.
Password protected.
Figure 5-59. SEQ4 Register

| 7 | 6 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC4_SEQ |  | DC3_SEQ |  |  |  |
| R/W-7h | R/W-5h |  |  |  |  |

Table 5-31. SEQ4 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | DC4_SEQ | R/W, E2 | 7h | DCDC4 enable STROBE |
|  |  |  |  | Oh = Rail is not controlled by sequencer |
|  |  |  |  | $1 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $2 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $3 \mathrm{~h}=$ Enable at STROBE3 |
|  |  |  |  | $4 \mathrm{~h}=$ Enable at STROBE 4 |
|  |  |  |  | $5 \mathrm{~h}=$ Enable at STROBE5 |
|  |  |  |  | $6 \mathrm{~h}=$ Enable at STROBE6 |
|  |  |  |  | $7 \mathrm{~h}=$ Enable at STROBE7 |
|  |  |  |  | $8 \mathrm{~h}=$ Enable at STROBE8 |
|  |  |  |  | $9 \mathrm{~h}=$ Enable at STROBE9 |
|  |  |  |  | $\mathrm{Ah}=$ Enable at STROBE10 |
|  |  |  |  | $\mathrm{Bh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Ch}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Dh}=$ Rail is not controlled by sequencer |
|  |  |  |  | Eh = Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Fh}=$ Rail is not controlled by sequencer |

Table 5-31. SEQ4 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 3-0 | DC3_SEQ | R/W, E2 | 5h | DCDC3 enable STROBE |
|  |  |  |  | Oh = Rail is not controlled by sequencer |
|  |  |  |  | 1h = Rail is not controlled by sequencer |
|  |  |  |  | $2 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $3 \mathrm{~h}=$ Enable at STROBE3 |
|  |  |  |  | $4 \mathrm{~h}=$ Enable at STROBE4 |
|  |  |  |  | $5 \mathrm{~h}=$ Enable at STROBE5 |
|  |  |  |  | $6 \mathrm{~h}=$ Enable at STROBE6 |
|  |  |  |  | $7 \mathrm{~h}=$ Enable at STROBE7 |
|  |  |  |  | $8 \mathrm{~h}=$ Enable at STROBE8 |
|  |  |  |  | 9h = Enable at STROBE9 |
|  |  |  |  | Ah = Enable at STROBE10 |
|  |  |  |  | $\mathrm{Bh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Ch}=$ Rail is not controlled by sequencer |
|  |  |  |  | Dh = Rail is not controlled by sequencer |
|  |  |  |  | Eh = Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Fh}=$ Rail is not controlled by sequencer |

TPS65218D0
www.ti.com.cn

### 5.6.4.25 SEQ5 Register (subaddress $=0 \times 24$ ) [reset $=0 \times 12]$

SEQ5 is shown in Figure 5-60 and described in Table 5-32.
Return to Summary Table.
Password protected.
Figure 5-60. SEQ5 Register

| 7 | 6 | 5 | 4 |
| :---: | :---: | :---: | :---: |
| RESERVED | DC6_SEQ | RESERVED | 1 |
| R-Oh | R/W-1h | R-0h | DC5_SEQ |
| R/W-2h |  |  |  |

Table 5-32. SEQ5 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-6 | RESERVED | R | Oh |  |
| 5-4 | DC6_SEQ | R/W, E2 | 1h | DCDC6 enable STROBE. Note: Strobe 1 and 2 are executed only if FSEAL $=0$. DCDC5 and 6 cannot be disabled by sequencer once freshness seal is broken. <br> Oh = Rail is not controlled by sequencer <br> 1h = Enable at STROBE1 <br> $2 \mathrm{~h}=$ Enable at STROBE2 <br> $3 \mathrm{~h}=$ Rail is not controlled by sequencer |
| 3-2 | RESERVED | R | Oh |  |
| 1-0 | DC5_SEQ | R/W, E2 | 2h | DCDC5 enable STROBE. Note: Strobe 1 and 2 are executed only if FSEAL $=0$. DCDC5 and 6 cannot be disabled by sequencer once freshness seal is broken. <br> Oh = Rail is not controlled by sequencer <br> $1 \mathrm{~h}=$ Enable at STROBE1 <br> $2 \mathrm{~h}=$ Enable at STROBE2 <br> $3 \mathrm{~h}=$ Rail is not controlled by sequencer |

### 5.6.4.26 SEQ6 Register (subaddress $\mathbf{= 0 \times 2 5}$ ) [reset $=0 \times 63]$

SEQ6 is shown in Figure 5-61 and described in Table 5-33.
Return to Summary Table.
Password protected.
Figure 5-61. SEQ6 Register

| 7 | 6 | 4 | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LS1_SEQ |  | LDO1_SEQ |  |  |  |
| R/W-6h | R/W-3h |  |  |  |  |

Table 5-33. SEQ6 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | LS1_SEQ | R/W, E2 | 6h | LS1 enable STROBE |
|  |  |  |  | Oh = Rail is not controlled by sequencer |
|  |  |  |  | $1 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $2 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $3 \mathrm{~h}=$ Enable at STROBE3 |
|  |  |  |  | $4 \mathrm{~h}=$ Enable at STROBE 4 |
|  |  |  |  | $5 \mathrm{~h}=$ Enable at STROBE5 |
|  |  |  |  | $6 \mathrm{~h}=$ Enable at STROBE6 |
|  |  |  |  | $7 \mathrm{~h}=$ Enable at STROBE7 |
|  |  |  |  | $8 \mathrm{~h}=$ Enable at STROBE8 |
|  |  |  |  | $9 \mathrm{~h}=$ Enable at STROBE9 |
|  |  |  |  | $\mathrm{Ah}=$ Enable at STROBE10 |
|  |  |  |  | $\mathrm{Bh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Ch}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Dh}=$ Rail is not controlled by sequencer |
|  |  |  |  | Eh = Rail is not controlled by sequencer |
|  |  |  |  | Fh = Rail is not controlled by sequencer |

Table 5-33. SEQ6 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 3-0 | LDO1_SEQ | R/W, E2 | 3h | LDO1 enable STROBE |
|  |  |  |  | LDOT mable STRobe |
|  |  |  |  | Oh = Rail is not controlled by sequencer |
|  |  |  |  | $1 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $2 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $3 \mathrm{~h}=$ Enable at STROBE3 |
|  |  |  |  | $4 \mathrm{~h}=$ Enable at STROBE4 |
|  |  |  |  | $5 \mathrm{~h}=$ Enable at STROBE5 |
|  |  |  |  | $6 \mathrm{~h}=$ Enable at STROBE6 |
|  |  |  |  | $7 \mathrm{~h}=$ Enable at STROBE7 |
|  |  |  |  | $8 \mathrm{~h}=$ Enable at STROBE8 |
|  |  |  |  | $9 \mathrm{~h}=$ Enable at STROBE9 |
|  |  |  |  | Ah = Enable at STROBE10 |
|  |  |  |  | $\mathrm{Bh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Ch}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Dh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Eh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Fh}=$ Rail is not controlled by sequencer |

### 5.6.4.27 SEQ7 Register (subaddress $=0 \times 26$ ) [reset $=0 \times 3$ ]

SEQ7 is shown in Figure 5-62 and described in Table 5-34.
Return to Summary Table.
Password protected.
Figure 5-62. SEQ7 Register

| 7 | 5 | 4 | 3 | 2 |
| :---: | :---: | :---: | :---: | :---: |
| GPO3_SEQ |  | GPO1_SEQ |  |  |
| R/W-Oh | R/W-3h |  |  |  |

Table 5-34. SEQ7 Register Field Descriptions

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 7-4 | GPO3_SEQ | R/W, E2 | Oh | GPO3 enable STROBE |
|  |  |  |  | Oh = Rail is not controlled by sequencer |
|  |  |  |  | $1 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $2 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $3 \mathrm{~h}=$ Enable at STROBE3 |
|  |  |  |  | $4 \mathrm{~h}=$ Enable at STROBE 4 |
|  |  |  |  | $5 \mathrm{~h}=$ Enable at STROBE5 |
|  |  |  |  | $6 \mathrm{~h}=$ Enable at STROBE6 |
|  |  |  |  | $7 \mathrm{~h}=$ Enable at STROBE7 |
|  |  |  |  | $8 \mathrm{~h}=$ Enable at STROBE8 |
|  |  |  |  | $9 \mathrm{~h}=$ Enable at STROBE9 |
|  |  |  |  | $\mathrm{Ah}=$ Enable at STROBE10 |
|  |  |  |  | $\mathrm{Bh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Ch}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Dh}=$ Rail is not controlled by sequencer |
|  |  |  |  | Eh = Rail is not controlled by sequencer |
|  |  |  |  | Fh = Rail is not controlled by sequencer |

Table 5-34. SEQ7 Register Field Descriptions (continued)

| Bit | Field | Type | Reset | Description |
| :---: | :---: | :---: | :---: | :---: |
| 3-0 | GPO1_SEQ | R/W, E2 | 3h | GPO1 enable STROBE |
|  |  |  |  | Oh = Rail is not controlled by sequencer |
|  |  |  |  | $1 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $2 \mathrm{~h}=$ Rail is not controlled by sequencer |
|  |  |  |  | $3 \mathrm{~h}=$ Enable at STROBE3 |
|  |  |  |  | $4 \mathrm{~h}=$ Enable at STROBE4 |
|  |  |  |  | $5 \mathrm{~h}=$ Enable at STROBE5 |
|  |  |  |  | 6h = Enable at STROBE6 |
|  |  |  |  | $7 \mathrm{~h}=$ Enable at STROBE7 |
|  |  |  |  | $8 \mathrm{~h}=$ Enable at STROBE8 |
|  |  |  |  | $9 \mathrm{~h}=$ Enable at STROBE9 |
|  |  |  |  | Ah = Enable at STROBE10 |
|  |  |  |  | $\mathrm{Bh}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Ch}=$ Rail is not controlled by sequencer |
|  |  |  |  | $\mathrm{Dh}=$ Rail is not controlled by sequencer |
|  |  |  |  | Eh = Rail is not controlled by sequencer |
|  |  |  |  | Fh = Rail is not controlled by sequencer |

## 6 Application and Implementation

## NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 6.1 Application Information

The TPS65218D0 is designed to pair with various application processors. For detailed information on using TPS65218D0 with Sitara ${ }^{\text {TM }}$ AM335x or Sitara AM437x processors, refer to Powering the AM335x/AM437x with TPS65218.The typical application in Section 6.2 is based on and uses terminology consistent with the Sitara ${ }^{\text {TM }}$ family of processors.

### 6.1.1 Applications Without Backup Battery

In applications that require always-on supplies but no battery backup, the CC input to the power path must be connected to ground.


Figure 6-1. CC Input to Power Path

NOTE
In applications without backup battery, CC input must be tied to ground.

### 6.1.2 Applications Without Battery Backup Supplies

In applications that do not require always-on supplies, both inputs and the output of the power-path can simply be grounded. All pins related to DCDC5 and DCDC6 are also tied to ground, and PGOOD_BU and IN_nCC are kept floating. With the backup supplies completely disabled, the FSEAL bit in the STATUS register is undefined and should be ignored.


Figure 6-2. DCDC5 and DCDC6 Pins

## NOTE

In applications that do not require always-on supplies, PGOOD_BU and IN_nCC can be kept floating. All other pins are tied to ground.

### 6.2 Typical Application



Figure 6-3. Typical Application Schematic

### 6.2.1 Design Requirements

Table 6-1 lists the design requirements.

Table 6-1. Design Parameters

|  | VOLTAGE | SEQUENCE |
| :---: | :---: | :---: |
| DCDC1 | 1.1 V | 8 |
| DCDC2 | 1.1 V | 9 |
| DCDC3 | 1.2 V | 5 |
| DCDC4 | 3.3 V | 7 |
| DCDC5 | 1.0 V | 2 |
| DCDC6 | 1.8 V | 1 |
| LDO1 | 1.8 V | 3 |

### 6.2.2 Detailed Design Procedure

### 6.2.2.1 Output Filter Design

The step down converters (DCDC1, DCDC2, and DCDC3) on TPS65218D0 are designed to operate with effective inductance values in the range of 1 to $2.2 \mu \mathrm{H}$ and with effective output capacitance in the range of 10 to $100 \mu \mathrm{~F}$. The internal compensation is optimized to operate with an output filter of $\mathrm{L}=1.5 \mu \mathrm{H}$ and $C_{\text {OUT }}=10 \mu \mathrm{~F}$.

The buck boost converter (DCDC4) on TPS65218D0 is designed to operate with effective inductance values in the range of 1.2 to $2.2 \mu \mathrm{H}$. The internal compensation is optimized to operate with an output filter of $L=1.5 \mu \mathrm{H}$ and $\mathrm{C}_{\text {OUt }}=47 \mu \mathrm{~F}$.
The two battery backup converters (DCDC5 and DCDC6) are designed to operate with effective inductance values in the range of 4.7 to $22 \mu \mathrm{H}$. The internal compensation is optimized with an output filter of $\mathrm{L}=10 \mu \mathrm{H}$ and $\mathrm{C}_{\text {Out }}=20 \mu \mathrm{~F}$.
Larger or smaller inductor/capacitance values can be used to optimize performance of the device for specific operation conditions.

### 6.2.2.2 Inductor Selection for Buck Converters

The inductor value affects its peak to peak ripple current, the PWM to PFM transition point, the output voltage ripple, and the efficiency. The selected inductor must be rated for its DC resistance and saturation current. The inductor ripple current $(\Delta \mathrm{L})$ decreases with higher inductance and increases with higher $\mathrm{V}_{\mathbb{I N}}$ or $\mathrm{V}_{\text {OUt }}$. Equation 1 calculates the maximum inductor current ripple under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 2. This is recommended as during heavy load transient the inductor current will rise above the calculated value.

$$
\begin{align*}
& \Delta \mathrm{I}_{\mathrm{L}}=\mathrm{V}_{\text {OUT }} \times \frac{1-\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{IN}}}}{\mathrm{~L} \times f}  \tag{1}\\
& \mathrm{I}_{\mathrm{L} \text { max }}=\mathrm{I}_{\text {OUTmax }}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
\end{align*}
$$

where

- $F=$ Switching frequency
- $\mathrm{L}=$ Inductor value
- $\Delta L_{L}=$ Peak-to-peak inductor ripple current
- $\mathrm{I}_{\mathrm{Lmax}}=$ Maximum inductor current

The following inductors have been used with the TPS65218D0 (see Table 6-2).
Table 6-2. List of Recommended Inductors

| PART NUMBER | VALUE | SIZE $(\mathbf{m m})[\mathrm{L} \times \mathbf{W} \times \mathbf{H}]$ | MANUFACTURER |
| :---: | :---: | :---: | :---: |
| INDUCTORS FOR DCDC1, DCDC2, DCDC3, DCDC4 |  |  |  |
| SPM3012T-1R5M | $1.5 \mu \mathrm{H}, 2.8 \mathrm{~A}, 77 \mathrm{~m} \Omega$ | $3.2 \times 3.0 \times 1.2$ | TDK |
| IHLP1212BZER1R5M11 | $1.5 \mu \mathrm{H}, 4.0 \mathrm{~A}, 28.5 \mathrm{~m} \Omega$ | $3.6 \times 3.0 \times 2.0$ | Vishay |
| INDUCTORS FOR DCDC5, DCDC6 |  |  |  |
| MLZ2012N100L | $10 \mu \mathrm{H}, 110 \mathrm{~mA}, 300 \mathrm{~m} \Omega$ | $2012 / 0805(2.00 \times 1.25 \times$ | $1.25)$ |
| LQM21FN100M80 | $10 \mu \mathrm{H}, 100 \mathrm{~mA}, 300 \mathrm{~m} \Omega$ | $2012 / 0805(2.00 \times 1.25 \times$ | TDK |

### 6.2.2.3 Output Capacitor Selection

The hysteretic PWM control scheme of the TPS65218D0 switching converters allows the use of tiny ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric.

At light load currents the converter operates in power save mode, and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM Mode and tighten DC output accuracy in PFM mode.
The two battery backup converters (DCDC5 and DCDC6) always operate in PFM mode. For these converters, a capacitor of at least $20 \mu \mathrm{~F}$ is recommended on the output to help minimize voltage ripple.

The buck-boost converter requires additional output capacitance to help maintain converter stability during high load conditions. At least $40 \mu \mathrm{~F}$ of output capacitance is recommended and an additional $100-\mathrm{nF}$ capacitor can be added to further filter output ripple at higher frequencies.

Table 6-2 lists the recommended capacitors.
Table 6-3. List of Recommended Capacitors

| PART NUMBER | VALUE | SIZE $(\mathbf{m m})[\mathrm{L} \times \mathbf{W} \times \mathbf{H}]$ | MANUFACTURER |
| :---: | :---: | :---: | :---: | :---: |
| CAPACITORS FOR VOLTAGES UP TO $5.5 \mathbf{V}^{(1)}$ |  |  |  |
| GRM188R60J105K | $1 \mu \mathrm{~F}$ | $1608 / 0603(1.6 \times 0.8 \times 0.8)$ | Murata |
| GRM21BR60J475K | $4.7 \mu \mathrm{~F}$ | $2012 / 0805(2.0 \times 1.25 \times 1.25)$ | Murata |
| GRM31MR60J106K | $10 \mu \mathrm{~F}$ | $3216 / 1206(3.2 \times 1.6 \times 1.6)$ | Murata |
| GRM31CR60J226K | $22 \mu \mathrm{~F}$ | $3216 / 1206(3.2 \times 1.6 \times 1.6)$ | Murata |
| CAPACITORS FOR VOLTAGES UP TO $3.3 \mathbf{V}^{(1)}$ |  |  |  |
| GRM21BR60J106K | $10 \mu \mathrm{~F}$ | $2012 / 0805(2.0 \times 1.25 \times 1.25)$ | Murata |
| GRM31CR60J476M | $47 \mu \mathrm{~F}$ | $3216 / 1206(3.2 \times 1.6 \times 1.6)$ | Murata |

(1) The DC bias effect of ceramic capacitors must be considered when selecting a capacitor.

### 6.2.3 Application Curves

at $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$ unless otherwise noted


Figure 6-4. DCDC1/DCDC2 Efficiency


Figure 6-6. DCDC3 Efficiency

$\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}$
Figure 6-5. DCDC3 Efficiency


Figure 6-7. DCDC4 Efficiency


Figure 6-8. DCDC5/DCDC6 Efficiency

## 7 Power Supply Recommendations

The device is designed to operate with an input voltage supply range between 2.7 and 5.5 V . This input supply can be from a single cell Li-lon battery or other externally regulated supply. If the input supply is located more than a few inches from the TPS65218D0 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of $47 \mu \mathrm{~F}$ is a typical choice.

The coin cell back up input is designed to operate with a input voltage supply between 2.2 and 3.3 V This input should be supplied by a coin cell battery with $3-\mathrm{V}$ nominal voltage.

## 8 Layout

### 8.1 Layout Guidelines

Follow these layout guidelines:

- The IN_X pins should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is $4.7-\mu \mathrm{F}$ with a X 5 R or X 7 R dielectric.
- The optimum placement is closest to the IN_X pins of the device. Take care to minimize the loop area formed by the bypass capacitor connection, the IN_X pin, and the thermal pad of the device.
- The thermal pad should be tied to the PCB ground plane with a minimum of 25 vias. See Figure 8-2 for an example.
- The LX trace should be kept on the PCB top layer and free of any vias.
- The FBX traces should be routed away from any potential noise source to avoid coupling.
- DCDC4 Output capacitance should be placed immediately at the DCDC4 pin. Excessive distance between the capacitance and DCDC4 pin may cause poor converter performance.


### 8.2 Layout Example



Figure 8-1. Layout Recommendation

## 00000 <br> 

Recommended Thermal Pad via size Hole size（s）$=8 \mathrm{mil}$ Diameter $(\mathrm{d})=16 \mathrm{mil}$


Figure 8－2．Thermal Pad Layout Recommendation

## 9 器件和文档支持

## 9.1 器件支持

## 9．1．1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

## 9.2 文档支持

## 9．2．1 相关文档

请参阅如下相关文档：

- 德州仪器（TI），降压转换器功率级的基本计算应用报告
- 德州仪器（TI），降压／升压转换器的设计计算应用报告
- 德州仪器（TI），借助适用于处理器应用的电源管理 IC（PMIC）改进 设计应用报告
- 德州仪器（TI），使用 TPS65218 为AM335X／AM437x 供电用户指南
- 德州仪器（TI），TPS65218EVM用户指南
- 德州仪器（TI），适用于工业应用的 TPS65218 电源管理集成电路（PMIC）应用报告


## 9.3 接收文档更新通知

要接收文档更新通知，请导航至 TI．com．cn 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改啇要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 9.4 社区资源

The following links connect to TI community resources．Linked contents are provided＂AS IS＂by the respective contributors．They do not constitute TI specifications and do not necessarily reflect TI＇s views； see TI＇s Terms of Use．
TI E2E ${ }^{\text {TM }}$ Online Community The TI engineer－to－engineer（E2E）community was created to foster collaboration among engineers．At e2e．ti．com，you can ask questions，share knowledge， explore ideas and help solve problems with fellow engineers．
设计支持 $\quad T I$ 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛，设计支持工具以及技术支持的联系信息。
9.5 商标

PowerPAD，Sitara，E2E are trademarks of Texas Instruments． Cortex is a trademark of ARM Ltd．
ARM is a registered trademark of ARM Ltd．

## 9.6 静电放电警告

ESD 可能会损坏该集成电路。德州仪器（TI）建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。
ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 9．7 Glossary

TI Glossary This glossary lists and explains terms，acronyms，and definitions．
10 机械，封装和可订购信息
以下页面包含机械，封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65218D0PHPR | ACTIVE | HTQFP | PHP | 48 | 1000 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | T65218D0 | Samples |
| TPS65218DOPHPT | ACTIVE | HTQFP | PHP | 48 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | T65218D0 | Samples |
| TPS65218DORSLR | ACTIVE | VQFN | RSL | 48 | 2500 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | T65218D0 | Samples |
| TPS65218D0RSLT | ACTIVE | VQFN | RSL | 48 | 250 | RoHS \& Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | T65218D0 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000 \mathrm{ppm}$ threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65218D0PHPR | HTQFP | PHP | 48 | 1000 | 330.0 | 16.4 | 9.6 | 9.6 | 1.5 | 12.0 | 16.0 | Q2 |
| TPS65218D0PHPT | HTQFP | PHP | 48 | 250 | 330.0 | 16.4 | 9.6 | 9.6 | 1.5 | 12.0 | 16.0 | Q2 |
| TPS65218D0RSLR | VQFN | RSL | 48 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TPS65218D0RSLT | VQFN | RSL | 48 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TPS65218D0PHPR | HTQFP | PHP | 48 | 1000 | 336.6 | 336.6 | 31.8 |
| TPS65218D0PHPT | HTQFP | PHP | 48 | 250 | 336.6 | 336.6 | 31.8 |
| TPS65218D0RSLR | VQFN | RSL | 48 | 2500 | 367.0 | 367.0 | 38.0 |
| TPS65218D0RSLT | VQFN | RSL | 48 | 250 | 210.0 | 185.0 | 35.0 |

# GENERIC PACKAGE VIEW 

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion
D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com [http://www.ti.com](http://www.ti.com).
E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments.
PHP (S-PQFP-G48) $\quad$ PowerPAD $^{\text {TM }}$ PLASTIC QUAD FLATPACK

## THERMAL INFORMATION

This PowerPAD ${ }^{T M}$ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).
For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.


Top View
Exposed Thermal Pad Dimensions
4206329-14/P 03/15

## NOTE: A. All linear dimensions are in millimeters <br> B Tie strap features may not be present.

## PowerPAD is a trademark of Texas Instruments



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No-leads (QFN) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.


## LAND PATTERN EXAMPLE <br> EXPOSED METAL SHOWN <br> SCALE: 12 X



SOLDER MASK DETAILS
NOTES: (continued)
4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

## TeXas <br> INSTRUMENTS

## EXAMPLE STENCIL DESIGN <br> VQFN - 1 mm max height

RSL0048B


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
EXPOSED PAD
$70 \%$ PRINTED COVERAGE BY AREA
SCALE: 12X

NOTES: (continued)
6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## 重要声明和免责声明

TI＂按原样＂提供技术和可靠性数据（包括数据表），设计资源（包括参考设计），应用或其他设计建议，网络工具，安全信息和其他资源不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性，某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：（1）针对您的应用选择合适的 TI 产品，（2）设计，验证并测试您的应用，（3）确保您的应用满足相应标准以及任何其他功能安全，信息安全，监管或其他要求。
这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔，损害，成本，损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti．com 上其他适用条款／TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments，Post Office Box 655303，Dallas，Texas 75265
Copyright © 2022 ，德州仪器（TI）公司


[^0]:    (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

[^1]:    (1) Note: The SCL duty cycle at 400 kHz must be $>40 \%$.

