

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

模拟监视器和控制电路 含有10位,多通道模数转换器ADC和4个数模转换器,温度传感器, 和12个通用输入输出接口(GPIO)

查询样品: AMC7891

特性

- 10位,500每秒千次采样(kSPS)逐次逼近寄存器型(SAR) ADC:
 - 8个外部模拟输入
 - V_{基准(REF), 2 x V}REF输入范围
- 4个10位单片DAC:
 - 0到5V输出范围
 - 最大10mA拉灌电流能力
 - 加电时,电压复位至**0**V
- 内部2.5V电压基准
- 内部温度传感器:
 - -40°C至+125°C运行温度范围
 - 准确度**±2.5°C**
- 12个通用输入/输出(I/O)端口:
- 1.8 V 至 5.5 V 工作电压
- 低功率 串行外设接口(SPI)™- 兼容串口:
 - 4线模式, 1.8V至5.5V运行电压
 - SCLK时钟频率最高30MHz
- 温度范围: -40°C 至 +105°C
- 低功率:完全运行条件下,电压5V时功耗 为32.5mW
- 节省空间的封装方式:36引脚, 6mm x 6mm方形扁平无引脚封装(QFN)



应用范围

- 蜂窝基站
- 射频(RF)通讯系统
- 光纤网络
- 通用监视器和控制

说明

AMC7891是一款高集成,低功率,完全模拟监控和控制系统,此系统采用极小型封装。

为了实现监控功能,AMC7891将8个未指定用途输入 复用在一个10位SAR模数转化器(ADC)内并且还有一个 准确片载温度传感器。 控制信号由4个,独立的10位数 模转换器(DAC)生成。 额外的数字信号监视和控制通 过12个可配置GPIO来完成。 一个内部基准可被用于驱 动ADC和DAC。

通过一个多用途,四线制串行接口来执行到此器件的通信,此接口与工业标准微处理器和微控制器兼容。此 串行接口可运行最高30MHz的时钟频率下,这样可实 现到关键系统数据的快速访问。

此器件额定运行温度范围为-40℃至105℃并采用极小型,36引脚,6mm x 6mm QFN封装。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. 串行外设接口(SPI) is a trademark of Motorola, Inc.

All other trademarks are the property of their respective owners.

AMC7891



www.ti.com.cn

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

AMC7891的低功率,小尺寸和高集成度使得它成为低成本,偏压控制电路的理想选择,此电路用于最新的RF晶体管,例如RF通信系统中的功率放大器(PA)和低噪音放大器(LNA)。AMC7891

对于那些要求一个不同的通道数,额外的特性,或者转换器解决方案的应用,德州仪器提供一个模拟监视器和控制(AMC)产品的完整系列产品。请见网站http://www.ti.com/amc。

这些装置包含有限的内置 ESD 保护。

存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。



AMC7891引脚功能

| Ĩ | 引脚 | 1/0 | 沿田 |
|----|------------------------|-----|---|
| 编号 | 名称 | 1/0 | 成"为 |
| 1 | AV _{DD} | I | 模拟电源电压。(4.75 V 至 5.5 V) |
| 2 | AGND1 | I | 模拟接地。此器件上用于所用模拟电路的接地基准点,AGND。连接AGND1和AGND2到同一个电位上,AGND。 |
| 3 | 数字接 地 (DGND) | I | 数字接地。此器件上用于所有数字电路的接地基准点。在理想条件下,AGND和DGND应该在同一电位上并 且它们之间的电位差异不能大于0.3V。 |
| 4 | GPIOV _{DD} | I | GPIO电源电压。(1.8V至5.5V) 设定GPIO运行电压和阀值电平。 |
| 5 | SPIV _{DD} | I | 串行接口电源电压。(1.8V至5.5V) 设定串行接口运行电压和阀值电平。 |
| 6 | CS | I | 低电平有效串行数据使能。 施密特(Schmitt)-触发逻辑电路。 |
| | | | 此输入是串行数据的帧同步信号。当此信号变为低电平时,它打开输入移位寄存器并且在随后的下降时钟沿上进行数据采样。DAC输出和寄存器设置在第24个时钟之后更新。如果CS在第23个时钟边沿前变为高电平,则忽略此命令。 |
| 7 | SCLK | I | 串口时钟。 施密特(Schmitt)-触发逻辑输入。 最大SCLK频率为30MHz。 |
| 8 | SDI | I | 串口数据输入。 施密特(Schmitt)-触发逻辑输入。 数据在每个SCLK下降沿上进入输入移位寄存器。 |



ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

AMC7891引脚功能(接下页)

| : | 引脚 | 1/0 | 2월 8月 |
|----|---------|-----|--|
| 编号 | 名称 | 1/0 | 优势 |
| 9 | SDO | 0 | 串口数据输出。 当CS是高电平时,此SDO引脚为高阻抗。 在SCLK的每个上升沿上,数据从输入移位寄存器中时钟输出。 |
| 10 | DACOUT3 | 0 | DAC3缓冲输出。(0 V 至 AV _{DD}) 拉/灌电流可高达10mA。 |
| 11 | DACOUT2 | 0 | DAC2缓冲输出。(0 V 至 AV _{DD}) 拉/灌电流可高达10mA。 |
| 12 | DACOUT1 | 0 | DAC1缓冲输出。(0 V 至 AV _{DD}) 拉/灌电流可高达10mA。 |
| 13 | DACOUT0 | 0 | DAC0缓冲输出。{0 V 至 AV _{DD} } 拉/灌电流可高达10mA。 |
| 14 | AGND2 | I | 模拟接地。此器件上所有模拟电路的接地基准点,AGND。将AGND1和AGND2连接至同一电位,AGND。 |
| 15 | GPIOC3 | I/O | 通用数字I/O C3。最大电压由GPIOV _{DD} 设定 |
| 16 | GPIOC2 | I/O | 通用数字 I/O C2。 最大电压由GPIOV _{DD} 设定 |
| 17 | GPIOC1 | I/O | 通用数字 I/O C1。 最大电压由GPIOV _{DD} 设定 |
| 18 | GPIOC0 | I/O | 通用数字 I/O CO。最大电压由GPIOV _{DD} 设定 |
| 19 | DAV | 0 | ADC数据获得性指示器。 开漏电路,低电平有效输出。 |
| | | | 在直接模式下,当一个ADC转换周期完成时,DAV变成低电平。在自动模式下,当此转换周期完成时,一个1μs脉冲出现在这个引脚上(更多细节请参见ADC运行)当无效时,DAV保持高电平。如果使用的话,需要一个到GPIOV _{DD} 的外部10kΩ上拉电阻器。如果没有使用的话,此引脚可连接至DGND。 |
| 20 | GPIOB3 | I/O | 通用数字 I/O B3。 最大电压由GPIOV _{DD} 设定 |
| 21 | GPIOB2 | I/O | 通用数字 I/O B2。 最大电压由GPIOV _{DD} 设定 |
| 22 | GPIOB1 | I/O | 通用数字 I/O B1。 最大电压由GPIOV _{DD} 设定 |
| 23 | GPIOB0 | I/O | 通用数字 I/O B1。 最大电压由GPIOV _{DD} 设定 |
| 24 | GPIOA3 | I/O | 通用数字 I/O A3。 最大电压由GPIOV _{DD} 设定 |
| 25 | GPIOA2 | I/O | 通用数字 I/O A2。 最大电压由GPIOV _{DD} 设定 |
| 26 | GPIOA1 | I/O | 通用数字 I/O A1。 最大电压由GPIOV _{DD} 设定 |
| 27 | GPIOA0 | I/O | 通用数字 I/O A1。 最大电压由GPIOV _{DD} 设定 |
| 28 | AIN0 | I | 未指定用途的模拟输入0。(0 V 至 5 V) |
| 29 | AIN1 | I | 未指定用途的模拟输入1。(0 V 至 5 V) |
| 30 | AIN2 | I | 未指定用途的模拟输入2。(0 V 至 5 V) |
| 31 | AIN3 | I | 未指定用途的模拟输入3。(0 V 至 5 V) |
| 32 | AIN4 | I | 未指定用途的模拟输入4。(0 V 至 5 V) |
| 33 | AIN5 | I | 未指定用途的模拟输入5。(0 V 至 5 V) |
| 34 | AIN6 | I | 未指定用途的模拟输入6。(0 V 至 5 V) |
| 35 | AIN7 | Ι | 未指定用途的模拟输入7。(0 V 至 5 V) |
| 36 | REF | I/O | 当寄存器 AMC_power, ref_on = '0' (默认值)内的内部基准缓冲器被置为失效时被用作外部ADC基准输入。为了过滤噪音,建议在外部基准输出和AGND之间放置一个去耦电容器。 |
| | | | 当寄存器AMC_power, ref_on = '1'内的内部基准缓冲器被开启时被用作内部基准输出。当被用作基准输出 时,一个4.7μF去耦电容器需要连接至AGND。为了驱动一个外部负载,需要一个具有高阻抗输入的外部缓冲 器放大器。 |
| - | 散热 垫 | - | 散热垫位于封装的底部。 使用多重方式连接至电路板接地层。 |

TEXAS INSTRUMENTS

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

www.ti.com.cn







ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

ORDERING INFORMATION⁽¹⁾

| T _A | ORDER CODE | PACKAGE DRAWING/TYPE ⁽²⁾⁽³⁾ | TRANSPORT MEDIA | QUANTITY |
|----------------|--------------|---|--------------------|----------|
| 40°C to 105°C | AMC7891SRHHT | DUUL / 26 OEN Quad Elatrack No. Load | Topo and Dool | 250 |
| –40°C to 105°C | AMC7891SRHHR | KITT / SO-QFIN QUAD Flatpack NO-Lead | Tape and Reel | 2000 |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the device product folder at www.ti.com.

(2) Thermal Pad Size: 4.39 mm x 4.39 mm

(3) MSL Peak Temperature: Level-3-260C-168 HR

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

| | | | VALUE | UNIT |
|------------------------------|--|------|---------------------------|------|
| | | MIN | MAX | |
| | AV _{DD} to AGND ⁽²⁾ | -0.3 | 6 | V |
| Supply voltage range | GPIOV _{DD} to DGND | -0.3 | 6 | V |
| | SPIV _{DD} to DGND | -0.3 | 6 | V |
| | AGND to DGND | -0.3 | 0.3 | V |
| | AIN[0:7], DACOUT[0:3], REF to AGND | -0.3 | AV _{DD} + 0.3 | V |
| | CS, SCLK, SDI to DGND | -0.3 | 6 | V |
| Pin voltage range | SDO to DGND | -0.3 | SPIV _{DD} + 0.3 | V |
| | GPIOA[0:3], GPIOB[0:3], GPIOC[0:3] to DGND | -0.3 | GPIOV _{DD} + 0.3 | V |
| | DAV to DGND | -0.3 | 6 | V |
| Operating free-air temperatu | ire range, T _A : AMC7891 ^{(3) (4)} | -40 | 105 | °C |
| Storage temperature range | | -40 | 150 | °C |
| | Human body model (HBM) | | 2.5 | kV |
| ESD raungs. | Charged device model (CDM) | | 1.0 | kV |

(1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

(2) AGND1 and AGND2 must be tied together as AGND.

(3) Air flow or heat sinking reduces θ_{JA} and may be required for sustained operation at 105°C and maximum operating conditions.

(4) Soldering the device thermal pad to the board ground plane is strongly recommended.

THERMAL INFORMATION

| | THERMAL METRIC ⁽¹⁾ | AMC7891 RHH PACKAGE 36 PINS | UNITS |
|--------------------|--|-----------------------------------|--------|
| θ_{JA} | Junction-to-ambient thermal resistance | 30.6 | |
| θ _{JCtop} | Junction-to-case (top) thermal resistance | 16.0 | |
| θ_{JB} | Junction-to-board thermal resistance | 5.3 | °C 44/ |
| Ψ _{JT} | Junction-to-top characterization parameter | 0.2 | C/VV |
| Ψ _{JB} | Junction-to-board characterization parameter | 5.3 | |
| θ_{JCbot} | Junction-to-case (bottom) thermal resistance | 0.8 | |

(1) 有关传统和新的热度量的更多信息,请参阅 /C 封装热度量 应用报告 SPRA953。

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

TEXAS INSTRUMENTS

www.ti.com.cn

ELECTRICAL CHARACTERISTICS (DAC SPECIFICATIONS)

 AV_{DD} = 4.75 to 5.5 V, $GPIOV_{DD}$ = 1.8 to 5.5 V, $SPIV_{DD}$ = 1.8 to 5.5 V, AGND = DGND = 0 V, External ADC reference = AV_{DD} , $T_A = -40^{\circ}C$ to 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------|---------------------------------|---|-----|--------|-----------|------------------|
| STAT | | | | | | |
| | Resolution | | 10 | | | Bits |
| INL | Relative accuracy | | | ±0.05 | ±1 | LSB |
| DNL | Differential nonlinearity | Specified monotonic | | ±0.1 | ±1 | LSB |
| | Offset error | Code 0x008 | | ±0.5 | ±5 | mV |
| | Gain error | | | ±0.025 | ±0.2 | %FSR |
| | Offset temperature coefficient | | | ±1 | | ppm/°C |
| | Gain temperature coefficient | | | ±1 | | ppm/°C |
| DAC | OUTPUT ⁽¹⁾ | | | | | |
| | Full scale output voltage range | | 0 | | AV_{DD} | V |
| | Output voltage settling time | Transition: Code 0x008 to 0x3F8 to within 1/2 LSB, $C_L = 2 \text{ nF}$, $RL = \infty$ | | 5 | | μs |
| | Slew rate | | | 2 | | V/µs |
| | Short circuit current | Full-scale current shorted to ground or pulled to AVDD | | ±30 | | mA |
| | Load current | Source and/or sink within 300 mV of supply | | ±10 | | mA |
| | Capacitive load stability | R _L = ∞ | 10 | | | nF |
| | DC output impedance | | | 1 | | Ω |
| | Power-on overshoot | AV _{DD} 0 to 5 V, 2 ms ramp | | 10 | | mV |
| | Glitch energy | Transition: Code 0x1FF to 0x200; 0x200 to 0x1FF | | 0.15 | | nV-s |
| | | T _A = 25°C, 1 kHz | | 260 | | nV/√Hz |
| | Output noise | Integrated noise from 0.1 Hz to 10 Hz | | 20 | | μV _{PP} |

(1) Specified by design and characterization. Not tested during production.



ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

www.ti.com.cn

ELECTRICAL CHARACTERISTICS – (ADC SPECIFICATIONS)

 AV_{DD} = 4.75 to 5.5 V, $GPIOV_{DD}$ = 1.8 to 5.5 V, $SPIV_{DD}$ = 1.8 to 5.5 V, AGND = DGND = 0 V, External ADC reference = AV_{DD} , T_A = $-40^{\circ}C$ to 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-----------------------------------|--|------------|-------|--------------------|--------|
| DC ACC | CURACY | | | | | |
| | Resolution | | 10 | | | Bits |
| INL | Integral nonlinearity | | | ±0.1 | ±1 | LSB |
| DNL | Differential nonlinearity | Specified monotonic | | ±0.1 | ±1 | LSB |
| | Offset error | | | ±0.5 | ±2 | LSB |
| | Offset error match | | | ±0.4 | | LSB |
| | Gain error | | | ±0.5 | ±2 | LSB |
| | Gain error match | | | ±0.4 | | LSB |
| CONVE | RSION TIME | | | | | |
| | ADC conversion rate | | | 500 | | kSPS |
| | Autocycle update rate | All 8 ADC input channels enabled | | 16 | | μs |
| | Throughput rate | SCLK ≥ 12 MHz, single analog channel | | | 500 | kSPS |
| | Conversion delay | Delay from trigger to conversion start | 2 | | 4 | μs |
| ANALO | G INPUT | | | | | |
| | Absolute input voltage range | Independent of gain setting | AGND – 0.2 | | $AV_{DD} + 0.2$ | V |
| | | Gain = 1, <i>adcn_gain</i> = '0' | 0 | | V _{REF} | V |
| | Fuil scale input voltage range | Gain = 2, <i>adcn_gain</i> = '1' | 0 | | $2 \times V_{REF}$ | V |
| | Input capacitance ⁽¹⁾ | | | 40 | | pF |
| | DC input leakage current | Measured with ADC in Hold mode | | | ±1 | μA |
| AC PEF | FORMANCE | | · | | | |
| SFDR | Spurious Free Dynamic Range | $f_{IN} = 1 \text{ kHz}, -1 \text{ dBFS}$ sine wave | | 76 | | dBc |
| SNR | Signal to Noise Ratio | $f_{IN} = 1 \text{ kHz}, -1 \text{ dBFS}$ sine wave | | 61 | | dBc |
| SINAD | Signal to Noise+Distortion Ratio | $f_{IN} = 1 \text{ kHz}, -1 \text{ dBFS}$ sine wave | | 60.5 | | dBc |
| THD | Total Harmonic Distortion | $f_{IN} = 1 \text{ kHz}, -1 \text{ dBFS}$ sine wave, Measured up to the fifth harmonic | | 75 | | dBc |
| INTERN | IAL ADC REFERENCE ⁽²⁾ | - | | | | |
| V _{REF} | Reference output voltage | Internal ADC reference buffered output at REF pin | | 2.5 | | V |
| | Reference buffer power | AV _{DD} = 5 V | | 360 | | μA |
| | Reference temperature coefficient | | | 10 | | ppm/°C |
| EXTER | NAL ADC REFERENCE | | | | | |
| V _{REF} | Reference input voltage | External ADC reference input to REF pin | 0.3 | | AVDD | V |
| | Input resistance ⁽¹⁾ | V _{REF} = 5 V, AIN = 5 V | | 20 | | kΩ |
| TEMPE | RATURE SENSOR | | | | | |
| | Operating range | | -40 | | 125 | °C |
| | Accuracy | $T_A = -40^{\circ}C$ to 125°C, $AV_{DD} = 5$ V | | ±1 | ±2.5 | °C |
| | Resolution | LSB size | | 0.125 | | °C |
| | Conversion time | | | 15 | | ms |

Specified by design. Not tested during production.
 Use an external buffer amplifier with high impedance input to drive any external load.

XAS TRUMENTS

www.ti.com.cn

ELECTRICAL CHARACTERISTICS – GENERAL SPECIFICATIONS

 AV_{DD} = 4.75 to 5.5 V, $GPIOV_{DD}$ = 1.8 to 5.5 V, $SPIV_{DD}$ = 1.8 to 5.5 V, AGND = DGND = 0 V, External ADC reference = AV_{DD} , T_A = $-40^{\circ}C$ to 105°C (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------------|--|---|----------------------------|------|-----|------|
| GENE | RAL PURPOSE I/O | | | | | |
| v | | $GPIOV_{DD} = 1.8 V$ | 0.7×GPIOV _{DD} | | | V |
| VIН | High-level input voltage | $GPIOV_{DD} = 3.3 \text{ to } 5.5 \text{ V}$ | 2.1 | | | V |
| V | Low lovel input veltage | $GPIOV_{DD} = 1.8 V$ | | | 0.3 | V |
| ۷IL | Low-level input voltage | $GPIOV_{DD} = 3.3$ to 5.5 V | | | 0.8 | V |
| M | | I_{load} = 1.6 mA, GPIOV_{\text{DD}} = 1.8V, All GPIOs loaded and set to '1' | GPIOV _{DD} - 0.25 | | | V |
| ∨он | nigh-level output voltage | I_{load} = 1.6 mA, GPIOV _{DD} = 3.3 to 5.5V, All GPIOs loaded and set to '1' | GPIOV _{DD} - 0.2 | | | V |
| V _{OL} | Low-level output voltage | I _{load} = -1.6 mA, All GPIOs loaded | | | 0.4 | V |
| | Input capacitance (1) | | | 1 | | pF |
| | High impedance output capacitance ⁽¹⁾ | | | 1 | | pF |
| LOGIC | INPUTS: CS, SDI, SCLK | | | | | |
| v | | SPIV _{DD} = 1.8 V | 0.7×SPIV _{DD} | | | V |
| VIH | High-level input voltage | SPIV _{DD} = 3.3 to 5.5 V | 2.1 | | | V |
| v | | SPIV _{DD} = 1.8 V | | | 0.3 | V |
| VIL | Low-level input voltage | SPIV _{DD} = 3.3 to 5.5 V | | | 0.7 | V |
| | Input current | | | | ±1 | μA |
| | Input capacitance (1) | | | 1 | | pF |
| | High impedance output capacitance ⁽¹⁾ | | | 1 | | pF |
| LOGIC | COUTPUT: SDO | | | | | |
| V _{OH} | High-level output voltage | I _{load} = 1.6 mA | SPIV _{DD} - 0.2 | | | V |
| V _{OL} | Low-level output voltage | I _{load} = -1.6 mA | | | 0.4 | V |
| LOGIC | COUTPUT: DAV | | | | | |
| V _{OL} | Low-level output voltage | I _{load} = -2 mA | | | 0.4 | V |
| POWE | R REQUIREMENTS | | | | | |
| | AV _{DD} | | 4.75 | 5 | 5.5 | V |
| | GPIOV _{DD} | | 1.8 | | 5.5 | V |
| | SPIV _{DD} | | 1.8 | | 5.5 | V |
| I _{DD} | Total supply current, AV _{DD} + GPIOV _{DD} + SPIV _{DD} | Operating mode ⁽²⁾ | | 6.5 | 10 | mA |
| | | Power down mode | | 1.25 | 2 | mA |
| | Power consumption | Operating mode ⁽²⁾ | | 32.5 | 55 | mW |
| | | Power down mode | | 6.25 | 11 | mW |
| OPER | ATING RANGE | | 1 | | | |
| | Specified temperature range | | -40 | 25 | 105 | °C |

Specified by design. Not tested in production.
 AV_{DD} = GPIOV_{DD} = SPIV_{DD} = 5 V. No DAC load, all DACs at 0x200 code and ADC at the fastest auto conversion rate.

TIMING SPECIFICATIONS⁽¹⁾⁽²⁾

 AV_{DD} = 4.75 to 5.5 V, $GPIOV_{DD}$ = 1.8 to 5.5 V, $SPIV_{DD}$ = 1.8 to 5.5 V, AGND = DGND = 0 V, External ADC reference = AV_{DD} , T_A = -40°C to 105°C (unless otherwise noted).

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|------------------|--|-----|-----|-----|------|
| | | $SPIV_{DD} = 5.5 V$ | | | 30 | MHz |
| f _{SCLK} | SCLK frequency | $SPIV_{DD} = 2.7 V$ | | | 15 | MHz |
| | | SPIV _{DD} = 1.8 V | | | 10 | MHz |
| t _R | Input rise time | 10% to 90% of SPIV _{DD} | | | 2 | ns |
| t _F | Input fall time | 10% to 90% of SPIV _{DD} | | | 2 | ns |
| | | $SPIV_{DD} = 5.5 V$ | 33 | | | ns |
| t ₁ | SCLK cycle time | $SPIV_{DD} = 2.7 V$ | 66 | | | ns |
| | | SPIV _{DD} = 1.8 V | 100 | | | ns |
| | | $SPIV_{DD} = 5.5 V$ | 13 | | | ns |
| t ₂ | SCLK high time | $SPIV_{DD} = 2.7 V$ | 30 | | | ns |
| | | SPIV _{DD} = 1.8 V | 50 | | | ns |
| | | SPIV _{DD} = 5.5 V | 13 | | | ns |
| t ₃ | SCLK low time | $SPIV_{DD} = 2.7 V$ | 26 | | | ns |
| | | SPIV _{DD} = 1.8 V | 40 | | | ns |
| t ₄ | Frame start time | CS falling edge to SCLK rising edge | 5 | | | ns |
| t ₅ | SDI setup time | SDI valid to falling edge of SCLK | 4 | | | ns |
| t ₆ | SDI hold time | SDI valid after falling edge of SCLK | 12 | | | ns |
| t ₇ | Frame stop time | SCLK falling edge to CS rising edge | 15 | | | ns |
| t ₈ | CS high time | | 50 | | | ns |
| | | SPIV _{DD} = 5.5 V, C_L = 10 pF, 1 ns $\leq t_{R,F(SDO)} \leq 4$ ns | 5 | | 16 | ns |
| t ₉ | SDO delay | $SPIV_{DD}$ = 2.7 V, C_L = 10 pF, 1 ns $\leq t_{R,F(SDO)} \leq 5$ ns | 6 | | 22 | ns |
| | | SPIV _{DD} = 1.8 V, C _L = 10 pF, 2 ns $\leq t_{R,F(SDO)} \leq 8$ ns | 8 | | 39 | ns |
| t ₁₀ | Wait time | CS rising edge to next SCLK rising edge | 5 | | | ns |

(1) Specified by design. Not tested during production.

(2) Digital inputs and outputs timed from a voltage level of SPIV_{DD}/2.

TIMING INFORMATION



Figure 1. Serial Interface Write Timing Diagram





XAS STRUMENTS

www.ti.com.cn







ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011



STRUMENTS

XAS



Figure 16. ADC OFFSET ERROR vs. TEMPERATURE



ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011



Figure 22. TEMPERATURE SENSOR ERROR vs TEMPERATURE

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011



www.ti.com.cn

THEORY OF OPERATION

SERIAL INTERFACE

The AMC7891 is controlled through a flexible four-wire serial interface compatible with industry standard microprocessors and microcontrollers. The interface provides read/write access to all registers of the AMC7891 with clock rates up to 30 MHz.

The interface is compatible with most synchronous transfer formats and is configured as a 4 pin interface. SCLK is the serial interface input clock and \overline{CS} is serial interface enable. Data is input into SDI and latched into the 24-bit wide SPI shift register on SCLK falling edges, while \overline{CS} is low. Data is clocked out of SDO on SCLK rising edges, while \overline{CS} is low. The contents of the SPI shift register are loaded into the device internal register on a \overline{CS} rising edge after some delay. When \overline{CS} is high, both SCLK and SDI inputs are blocked out and the SDO output is in high-impedance state.

The serial interface works with both a continuous and a non-continuous serial clock. A continuous SCLK source can only be used if \overline{CS} is held low for the correct number of clock cycles. In gated clock mode, a burst clock containing the exact number of clock cycles must be used and \overline{CS} must be taken high after the final clock to latch the data.

Each SPI command is input to SDI and framed by signal \overline{CS} (Serial Data Enable) asserted low. The frame's first byte into SDI is the instruction cycle which identifies the request as a read or write as well as the 7-bit address to be accessed. The following two bytes in the frame form the data cycle.



Figure 23. Serial Interface Command

- **Bit 23 R/W**. Identifies the communication as a read or write command to the addressed register. Bit = '0' sets the write operation. Bit = '1' sets the read operation.
- **Bits[22:16]** A[6:0]. Register address; specifies the register to be accessed during the read or write operation.
- Bits[15:0] D[15:0]. Data cycle bits.

If a write command, the data cycle bits are the values to be written to the register with address A[6:0].

If a read command, the data cycle bits are *don't care* values.

A read command causes an output on the SDO pin during the next SPI command cycle. The SDO read value frame is formed by the previous communication instruction cycle and the data read from the specified register.

| | DIN | INSTRUCTI | DATA CYLE | | | |
|------------------|-----|---|---------------|----------------|--|--|
| SPI FRAME | PIN | Bit 23 | Bits [22:16] | Bits [15:0] | | |
| Write Commond | SDI | 0 (R/W) | Data In[15:0] | | | |
| Frame | SDO | Undefined or Read Value Frame depending on previous command | | | | |
| Dood Commond | SDI | 1 (R/W) | A[6:0] | Don't care | | |
| Frame | SDO | Undefined or Read Value Frame depending on previous command | | | | |
| Deed Value Frome | SDI | New Write or Read Command Frame | | | | |
| Read value Frame | SDO | 1 (R/W) | A[6:0] | Data Out[15:0] | | |

Table 1. Serial Data Format



The serial clock can be continuous or gated as long as there are exactly 24 falling clock edges within the frame. A write command issued in frames whose width is not 24 bits is incorrect and ignored by the AMC7891. A read command frame not equal to 24 bits may result in abnormal data on SDO and must be ignored by the host processor. In order for another serial transfer to occur, \overline{CS} must be brought low again to start a new cycle. Figure 24 and Figure 25 show multiple write and read operations.



Wn = Write Command for Register N XX = Don't care, undefined

Figure 24. Serial Interface Write Operation





TEXAS INSTRUMENTS

www.ti.com.cn

REGISTER MAP

The AMC7891 has 16-bit registers containing device configuration and conversion results. A 7-bit register address indicates the proper register.

| | | | MSB | | | | | | | | | | | | | | | LSB |
|-------------|------|---------|---------------|-----------------|-----------------------------|-------------------|---------------|-------------------|----------------|---------------|---------------|--------------|--------------|--------------|------------------------|----------------|----------------|-----------------------|
| NAME | ADDR | DEFAULT | BIT 15 | BIT 14 | BIT 13 | BIT 12 | BIT 11 | BIT 10 | BIT 9 | BIT 8 | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| TEMP_data | 0x00 | 0x0000 | 0 | 0 | 0 | 0 | | 1 | | | 1 | tempda | ata(11:0) | | | 1 | 1 | 1 |
| TEMP_config | 0x0A | 0x0008 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | temp_ en | 0 | 0 | 0 |
| TEMP_rate | 0x0B | 0x0007 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | ter | np_rate(2 | 2:0) |
| ADC0_data | 0x23 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | adc0_c | lata(9:0) | | | | |
| ADC1_data | 0x24 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | adc1_c | lata(9:0) | | | | |
| ADC2_data | 0x25 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | adc2_c | lata(9:0) | | | | |
| ADC3_data | 0x26 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | adc3_c | lata(9:0) | | | | |
| ADC4_data | 0x27 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | adc4_c | lata(9:0) | | | | |
| ADC5_data | 0x28 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | adc5_c | lata(9:0) | | | | |
| ADC6_data | 0x29 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | adc6_c | lata(9:0) | | | | |
| ADC7_data | 0x2A | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | adc7_c | lata(9:0) | | | | |
| DAC0_data | 0x2B | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | dac0_c | lata(9:0) | | | | |
| DAC1_data | 0x2C | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | dac1_c | lata(9:0) | | | | |
| DAC2_data | 0x2D | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | dac2_data(9:0) | | | | | | | | | |
| DAC3_data | 0x2E | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | dac3_data(9:0) | | | | | | | | | |
| DAC0_clear | 0x2F | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | dac0_c | lear(9:0) | | | | |
| DAC1_clear | 0x30 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | dac1_c | lear(9:0) | | | | |
| DAC2_clear | 0x31 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | dac2_c | lear(9:0) | | | | |
| DAC3_clear | 0x32 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | | | | | dac3_c | lear(9:0) | | | | |
| GPIO_config | 0x33 | 0x0000 | 0 | 0 | 0 | 0 | ioc3_ io | ioc2_ io | ioc1_ io | ioc0_ io | iob3_ io | iob2_ io | iob1_ io | iob0_ io | ioa3_ io | ioa2_ io | ioa1_ io | ioa0_ io |
| GPIO_out | 0x34 | 0x0000 | 0 | 0 | 0 | 0 | ioc3_ out | ioc2_ out | ioc1_ out | ioc0_ out | iob3_ out | iob2_ out | iob1_ out | iob0_ out | ioa3_ out | ioa2_ out | ioa1_ out | ioa0_ out |
| GPIO_in | 0x35 | NA | 0 | 0 | 0 | 0 | ioc3_ in | ioc2_ in | ioc1_ in | ioc0_ in | iob3_ in | iob2_ in | iob1_ in | iob0_ in | ioa3_ in | ioa2_ in | ioa1_ in | ioa0_ in |
| AMC_config | 0x36 | 0x2000 | 0 | 0 | <i>adc_</i> <i>mo</i> de | adc_tr ig | dac_lo ad | resvd | adc_ra | ate(1:0) | adc_r eady | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ADC_enable | 0x37 | 0x0000 | 0 | adc0_ en | adc1_ en | resvd | adc2_ en | adc3_ en | resvd | adc4_ en | adc5_ en | adc6_ en | adc7_ en | 0 | 0 | 0 | 0 | 0 |
| ADC_gain | 0x38 | 0xFF00 | adc0_ gain | adc1_ gain | adc2_ gain | adc3_ gain | adc4_ gain | adc5_ gain | adc6_ gain | adc7_ gain | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| DAC_clear | 0x39 | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | <i>da</i> c3_ clear | dac2_ clear | dac1_ clear | <i>dac0_</i> clear |
| DAC_sync | 0x3A | 0x0000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | dac3_ sync | dac2_ sync | dac1_ sync | dac0_ sync |
| AMC_power | 0x3B | 0x0000 | 0 | adc_o n | ref_on | <i>dac0</i> on | dac1_ on | <i>dac2</i> on | dac3_ on | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| AMC_reset | 0x3E | 0x0000 | | | | | | | | reset | (15:0) | | | | | | | |
| AMC_ID | 0x40 | 0x0044 | | device_id(15:0) | | | | | | | | | | | | | | |

Table 2. Register Map

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

www.ti.com.cn

REGISTER DESCRIPTIONS

Register name: temp_data - Address: 0x00, Default: 0x0000 (READ ONLY)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|-------|-----------------|---|---------------|
| temp_data | 0x00 | 15:12 | Reserved | Reserved for factory use. | All zeros |
| | | 11:0 | temp_data(11:0) | Stores the temperature sensor reading in twos complement format. 0.125°C/LSB. | 0x000 |

Register name: temp_config - Address: 0x0A, Default: 0x0008 (READ/WRITE)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|------|----------|---|---------------|
| temp_config | 0x0A | 15:4 | Reserved | Reserved for factory use. | All zeros |
| | | 3 | temp_en | When set to '1', the on-chip temperature sensor is enabled. | 1 |
| | | 2:0 | Reserved | Reserved for factory use. | All zeros |

Register name: temp_rate - Address: 0x0B, Default: 0x0007 (READ/WRITE)

| Register Name | Address | Bit | Name | | F | Default Value | |
|------------------|---------|------|----------------|----|-----------------------------|--------------------|-----------|
| temp_rate | 0x0B | 15:3 | Reserved | Re | served for factory use. | | All zeros |
| | | 2:0 | temp_rate(2:0) | Se | ts the temperature sensor A | DC conversion time | 111 |
| | | | | | temp_rate(2:0) | Conversion time | |
| | | | | | 000 | 128x | |
| | | | | | 001 | 64x | |
| | | | | | 010 | 32x | |
| | | | | | 011 | 16x | |
| | | | | | 100 | 8x | |
| | | | | | 101 | 4x | |
| | | | | | 110 | 2x | |
| | | | | | 111 | 15 ms | |

Register name: ADCn_data – Address: 0x23 to 0x2A, Default: 0x0000 (READ ONLY)⁽¹⁾

| Register | Address | Bit | Name | | | Default Value | | |
|----------|---------|--------------|----------------|-----|-------------------------|--|------|--|
| Name | | | | | | | | |
| ADCn_ | 0x23 to | 15:10 9:0 | Reserved | Res | served for factory use. | All zeros | | |
| data | 0x2A | | adcn_data(9:0) | Sto | res the 10-bit ADCn c | All zeros | | |
| | | | | | Input Channel | ADC Register Value Register Address | | |
| | | | | | AIN_0 | adc0_data(9:0) | 0x23 | |
| | | | | | AIN_1 | adc1_data(9:0) | 0x24 | |
| | | | | - | AIN_2 | adc2_data(9:0) | 0x25 | |
| | | | | | AIN_3 | adc3_data(9:0) | 0x26 | |
| | | | | | AIN_4 | adc4_data(9:0) | 0x27 | |
| | | | | | AIN_5 | adc5_data(9:0) | 0x28 | |
| | | | | | AIN_6 | adc6_data(9:0) | 0x29 | |
| | | | | | AIN_7 | adc7_data(9:0) | 0x2A | |

(1) All ADCn_data registers are formatted in the manner shown here. n = 0, 1, ..., 7



| Register name: DACn | data - Address: 0x2B t | o 0x2E. Default: 0x0000 | (READ/WRITE) ⁽¹⁾ |
|---------------------|------------------------|-------------------------|-----------------------------|
| | | | (|

| • | | _ | | | <i>,</i> , , , , , , , , , , , , , , , , , , | , | | | | | |
|------------------|-------------|-------|-------------------------|-----------|--|-----------------------|---------------------|----------|----------------|------|--|
| Register Name | Addres s | Bit | Name | | | | Default Value | | | | |
| DACn_ data | 0x2B to | 15:10 | Reserved | Re | eserved for factory use. | | | | All zeros | | |
| 0x2E | | 9:0 | dac <i>n</i> _data(9:0) | St bir | ores the 10-bit data to be hary format. | | All zeros | | | | |
| | | | | | Output Channel | DAC Register Value | Register Address | | | | |
| | | | | | DACOUT_0 | dac0_data(9:0) | 0x2B | | | | |
| | | | | | | | | DACOUT_1 | dac1_data(9:0) | 0x2C | |
| | | | | | DACOUT_2 | dac2_data(9:0) | 0x2D | | | | |
| | | | | | DACOUT_3 | dac3_data(9:0) | 0x2E | | | | |

(1) All DACn_data registers are formatted in the manner shown here. n = 0, 1, ..., 3

Register name: DACn_clear – Address: 0x2F to 0x32, Default: 0x0000 (READ/WRITE)⁽¹⁾

| Register Name | Address | Bit | Name | | | Default Value | | |
|------------------|---------|-------|------------------------------|----------|---|------------------|---------------------|--|
| DACn_ clear | 0x2F to | 15:10 | Reserved | R | eserved for factory us | All zeros | | |
| | 0x32 | 9:0 | dac <i>n_</i> clear(9:0) | S S | tores the 10-bit data to traight binary format. | All zeros | | |
| | | | | | Output Channel | DAC Clear Value | Register Address | |
| | | | | | DACOUT_0 | dac0_clear(9:0) | 0x2F | |
| | | | | | DACOUT_1 | dac1_clear(9:0) | 0x30 | |
| | | | | | DACOUT_2 | dac2_clear(9:0) | 0x31 | |
| | | | | DACOUT_3 | dac3_clear(9:0) | 0x32 | | |

(1) All DAC*n*_data registers are formatted in the manner shown here. n = 0, 1, ..., 3

Register name: GPIO_config - Address: 0x33, Default: 0x0000 (READ/WRITE)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|-------|----------|---|------------------|
| GPIO_config | 0x33 | 15:12 | Reserved | Reserved for factory use. | All zeros |
| | | 11 | ioc3_io | When cleared to '0' the corresponding GPIO is configured as an input and set on high-impedance state (default). | 0 |
| 1 | | 10 | ioc2_io | | 0 |
| | | 9 | ioc1_io | When set to '1' the corresponding GPIO is configured as an output. | 0 |
| | | 8 | ioc0_io | | 0 |
| | | 7 | iob3_io | | 0 |
| | | 6 | iob2_io | | 0 |
| | | 5 | iob1_io | | 0 |
| | | 4 | iob0_io | | 0 |
| | | 3 | ioa3_io | | 0 |
| | | 2 | ioa2_io | | 0 |
| | | 1 | ioa1_io | | 0 |
| | | 0 | ioa0_io | | 0 |



| Pagistar name: CBIO | out Address 0x24 | Default: 0x0000 | |
|---------------------|----------------------|-----------------|-------------|
| Register name. GFIU | _out - Address. 0x34 | | READ/WRITE) |

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|-------|----------|--|------------------|
| GPIO_out | 0x34 | 15:12 | Reserved | Reserved for factory use. | All zeros |
| | | 11 | ioc3_out | If the corresponding GPIO is configured as an output in register | 0 |
| | | 10 | ioc2_out | <i>GPIO_config, 0x33</i> , the value on this bit sets the digital output. | 0 |
| | | 9 | ioc1_out | If the corresponding GPIO is configured as an input in register <i>GPIO_config, 0x33</i> , this bit is a don't care. | 0 |
| | | 8 | ioc0_out | | 0 |
| | | 7 | iob3_out | | 0 |
| | | 6 | iob2_out | | 0 |
| | | 5 | iob1_out | | 0 |
| | | 4 | iob0_out | | 0 |
| | | 3 | ioa3_out | | 0 |
| | | 2 | ioa2_out | | 0 |
| | - | 1 | ioa1_out | | 0 |
| | | 0 | ioa0_out | | 0 |

Register name: GPIO_in – Address: 0x35, Default: NA (READ ONLY)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|---------|-----------------|--|------------------|
| GPIO_in | 0x35 | 15:12 | Reserved | Reserved for factory use. | All zeros |
| | | 11 | ioc3_in | If the corresponding GPIO is configured as an output in register <i>GPIO_config, 0x33</i> , the value on this bit correspods to the digital output. | 0 |
| | | 10 | ioc2_in | | 0 |
| | | 9 | ioc1_in | If the corresponding GPIO is configured as an output in register <i>GPIO_config 0x33</i> , this bit matches the corresponding value in register <i>GPIO_out_0x34</i> . | 0 |
| | | 8 | ioc0_in | | 0 |
| | 7 | iob3_in | GP10_001, 0x34. | 0 | |
| | | 6 | iob2_in | | 0 |
| | | 5 | iob1_in | | 0 |
| | | 4 | iob0_in | | 0 |
| | | 3 | ioa3_in | | 0 |
| | | 2 | ioa2_in | | 0 |
| | | 1 | ioa1_in | | 0 |
| | | 0 | ioa0_in | | 0 |

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

| Register Name | Address | Bit | Name | | Fur | nction | Default Value | | |
|------------------|---------|------|---------------|------------------------------------|--|---|------------------|--|--|
| AMC_config | 0x36 | 15:4 | Reserved | Res | Reserved for factory use. | | | | |
| | | 13 | adc_mode | Whe Whe | When set to '1', the ADC is in Auto-mode conversion. When cleared to '0', the ADC is in Direct-mode conversion. | | | | |
| | | 12 | adc_trig | Whe | When set to '1' triggers a new ADC conversion cycle. The bit is cleared to '0' automatically after the ADC conversion cycle starts. | | | | |
| | | 11 | dac_load | Whe syne | When set to '1' data is loaded into the DAC output channels set to synchronous mode in register <i>dac_sync</i> , 0x3A. | | | | |
| | | | | The <i>dac</i> trigg relo | The AMC7891 updates the DAC output only if the corresponding <i>dacn_data</i> register has been accessed since the last <i>dac_load</i> trigger. Any DAC channels that have not been accessed are not reloaded again. | | | | |
| | | 10 | Reserved | Res | erved for factory use. | | 0 | | |
| | | 9:8 | adc_rate(1:0) | Sets | s the primary ADC conversion | rate | 00 | | |
| | | | | | adc_rate(1:0) | Conversion time (kSPS) | | | |
| | | | | | 00 | 500 | | | |
| | | | | | 01 | 250 | | | |
| | | | | | 10 | 125 | | | |
| | | | | | 11 | 62.5 | | | |
| | | 7 | adc_ready | AD0 clea | C data available indicator in Di ared to '0' in Auto-mode conve | irect-mode conversion. Always rsion. | 0 | | |
| | | | | A '1 com | ' read from this bit indicates the plete and new data is availab | ne ADC conversion cycle is le. | | | |
| | | | | A '0 prog | ' read from this bit indicates th gress or the ADC is in Auto-m | ne ADC conversion cycle is in ode. | | | |
| | | | | То о | clear this bit one of the following | ng events has to occur: | | | |
| | | | | | Reading the adcn_data registers. Starting a new ADC conversion cycle. | | | | |
| | | 6:0 | Reserved | Res | erved for factory use. | | All zeros | | |

Register name: AMC_config - Address: 0x36, Default: 0x2000 (READ/WRITE)

Register name: ADC_enable - Address: 0x37, Default: 0x0000 (READ/WRITE)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|------|----------|--|------------------|
| ADC_enable | 0x37 | 15 | Reserved | Reserved for factory use. | All zeros |
| | | 14 | adc0_en | When set to '1' the corresponding analog input channel AIN_n | 0 |
| | | 13 | adc1_en | (n = 0, 1,, 7) is accessed during an ADC conversion cycle. When cleared to '0' the corresponding input channel AIN_n (n = 0, 1,, 7) is ignored during an ADC conversion cycle. | 0 |
| | | 11 | adc2_en | | 0 |
| | | 10 | adc3_en | | 0 |
| | | 8 | adc4_en | | 0 |
| | | 7 | adc5_en | | 0 |
| | | 6 | adc6_en | | 0 |
| | | 5 | adc7_en | | 0 |
| | | 12,9 | Reserved | Reserved for factory use. <i>Must be set to 0 for proper device operation.</i> | All zeros |
| | | 4:0 | Reserved | Reserved for factory use. | All zeros |



ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

Register name: ADC_gain – Address: 0x38, Default: 0xFF00 (READ/WRITE)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|-----|-----------|--|------------------|
| ADC_gain | 0x38 | 15 | adc0_gain | When set to '1' the corresponding analog input channel AIN_ n ($n = 0, 1,, 7$) input range is 2 × V _{REF} . | 1 |
| | | 14 | adc1_gain | | 1 |
| | | 13 | adc2_gain | When cleared to '0' the corresponding input channel AIN_ n ($n = 0, 1,, 7$) input range is V _{REF} . | 1 |
| | | 12 | adc3_gain | | 1 |
| | | 11 | adc4_gain | | 1 |
| | | 10 | adc5_gain | | 1 |
| | | 9 | adc6_gain | | 1 |
| | | 8 | adc7_gain | | 1 |
| | | 7:0 | Reserved | Reserved for factory use. | All zeros |

Register name: DAC_clear - Address: 0x39, Default: 0x0000 (READ/WRITE)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|--|------------|--|------------------|
| ADC_clear | 0x39 | 15:4 | Reserved | Reserved for factory use. | All zeros |
| | | 3 | dac3_clear | When set to '1' clears the corresponding DACout_ n ($n = 0, 1,, 3$) | 0 |
| | | 2 dac2_clear output to the value specified in register <i>dacn_clear</i> , 0x2F to 0x32. | | output to the value specified in register <i>dacn_clear</i> , 0x2F to 0x32. | 0 |
| | | 1 | dac1_clear | When cleared to '0' the corresponding DACout_ n ($n = 0, 1,, 3$) output returns to normal operation. | 0 |
| | | 0 | dac0_clear | | 0 |

Register name: DAC_sync - Address: 0x3A, Default: 0x0000 (READ/WRITE)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|---|-------------------------------|---|------------------|
| DAC_sync | 0x3A | 15:4 | Reserved | Reserved for factory use. | All zeros |
| | | 3 dac3_sync When set to '1' clears the corresponding DACout_ n ($n = 0, 1,, 3$) is set to | | 0 | |
| | | 2 | 2 dac2_sync synchronous-mode. | | |
| | | 1 | dac1_sync | When cleared to '0' the corresponding DACout_ n ($n = 0, 1,, 3$) is set to asynchronous-mode. | 0 |
| | | 0 | dac0_sync | | 0 |

Register name: AMC_power - Address: 0x3B, Default: 0x0000 (READ/WRITE)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|-----|----------|--|------------------|
| AMC_power | 0x3B | 15 | Reserved | Reserved for factory use. | 0 |
| | | 14 | adc_on | When cleared to '0' the primary ADC is in power-down mode. When set to '1' the primary ADC is in active mode. | 0 |
| | | 13 | ref_on | When cleared to '0' the internal reference buffer is in power-down mode; the device is in External ADC Reference mode and the REF pin is an input. When set to '1' the internal reference buffer is active; the device is in Internal ADC Reference mode and the REF pin is an output. | 0 |
| | | 12 | dac0_on | When cleared to '0' DAC0 is in power-down mode. DACout_0 is in high-impedance state. When set to '1' DAC0 is in active mode. | 0 |
| | | 11 | dac1_on | When cleared to '0' DAC1 is in power-down mode. DACout_1 is in high-impedance state. When set to '1' DAC1 is in active mode. | 0 |
| | | 10 | dac2_on | When cleared to '0' DAC2 is in power-down mode. DACout_2 is in high-impedance state. When set to '1' DAC2 is in active mode. | 0 |
| | | 9 | dac3_on | When cleared to '0' DAC3 is in power-down mode. DACout_3 is in high-impedance state. When set to '1' DAC3 is in active mode. | 0 |
| | | 8:0 | Reserved | Reserved for factory use. | All zeros |

Copyright © 2011, Texas Instruments Incorporated

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

www.ti.com.cn

Register name: AMC_reset – Address: 0x3E, Default: 0x0000 (READ/WRITE)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|------|-------------|--|---------------|
| AMC_reset | 0x3E | 15:0 | reset(15:0) | Writing 0x6600 to this register forces a reset operation. During reset, all SPI communication is blocked. After issuing the reset, there is a wait of at least 30 μ s before communication can be resumed. | All zeros |

Register name: AMC_ID - Address: 0x40, Default: 0x0044 (READ ONLY)

| Register Name | Address | Bit | Name | Function | Default Value |
|------------------|---------|------|-----------------|--|---------------|
| AMC_ID | 0x40 | 15:0 | device_id(15:0) | A hardwired register that contains the AMC7891 ID. | 0x0044 |



ADC OPERATION

The AMC7891 has two analog-to-digital converters (ADCs): a primary ADC and a secondary ADC. The primary ADC consists of an 8-channel multiplexer, an on-chip track-and-hold, and a successive approximation register (SAR) ADC based on a capacitive digital-to-analog converter (DAC). This ADC runs at rates up to 500 kSPS and converts the uncommitted analog channel inputs, AIN0 to AIN7.

The analog input range for the device can be selected as 0 V to V_{REF} or 0 V to (2 × V_{REF}). The AMC7891 has an on-chip buffered 2.5V reference that can be disabled when an external reference is preferred. The secondary ADC is a part of the on-chip temperature sensing function.

PRIMARY ADC OPERATION

The following sections describe the operation of the primary ADC. The temperature sensor ADC always operates in the background.

ANALOG INPUT FULL SCALE RANGE

The values in register *ADC_gain* determine the full-scale range of the analog inputs. The full-scale range for input channel AIN*n* is V_{REF} when bit *adcn_gain* = 0, or 2 × V_{REF} when *adcn_gain* = 1. Each input must not exceed the supply value of AV_{DD} + 0.2 V or AGND - 0.2 V.

When internal ADC reference is enabled, the buffered internal reference is used as the ADC reference. When external ADC reference is selected, an external reference voltage applied to the REF pin is the ADC reference.

ANALOG INPUTS

The AMC7891 has 8 uncommitted single-ended analog inputs. Figure 26 shows the equivalent input circuit of the AMC7891. The (peak) input current through the analog inputs depends on the sample rate, input voltage, and source impedance. The current into the AMC7891 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance to a 10-bit settling level within the acquisition time. When the converter goes into hold mode, the input impedance is greater than 1 G Ω .

In applications where the signal source has high impedance, it is recommended to buffer the analog input before applying it to the ADC. The analog input range can be programmed to be either 0 V to V_{REF} or 0 V to (2 × V_{REF}). With a gain of 2, the input is effectively divided by two before the conversion takes place. Note that the voltage with respect to AGND on the ADC analog input cannot exceed AV_{DD} .



Figure 26. ADC Equivalent Input Circuit

ADC TRIGGER SIGNALS

The ADC can be triggered internally by writing to the *adc_trig* bit in register *AMC_config*. When a new trigger activates, the ADC stops any existing conversion immediately and starts a new cycle. For example, the ADC is programmed to sample input channels 0 to channel 3 repeatedly (auto-mode). During the conversion of channel 1, a trigger is activated. The ADC stops the conversion of channel 1 immediately and starts the conversion of channel 0 again, instead of proceeding to convert channel 2.

ZHCS413A – AUGUST 2011 – REVISED DECEMBER 2011



CONVERSION MODES

Two types of ADC conversions are available: direct-mode and auto-mode. $adc_mode \ bit \ (AMC_config \ register, bit 13)$ sets the conversion mode. The default conversion mode is auto-mode $(adc_mode = '1')$.

In direct-mode conversion, each analog channel within the specified group in register *ADC_enable* is converted a single time. After the last channel is converted, the ADC goes into an idle state and waits for a new trigger.

Auto-mode conversion, on the other hand, is a continuous operation. In auto-mode, each analog channel within the specified group is converted sequentially and repeatedly.

The flow chart of the ADC conversion sequence in Figure 27 shows the conversion process.



Figure 27. ADC Conversion Sequence



When any of the following events occur, the current conversion cycle stops immediately:

- A new trigger is issued.
- The conversion mode changes.
- Either ADC channe register is rewritten.

When a new trigger activates, the ADC starts a new conversion cycle. The trigger should not be issued at the same time the conversion mode is changed. If a '1' is simultaneously written to the *adc_trig* bit when changing the adc_mode bit from '0' to '1', the current conversion stops and immediately returns to the *wait for ADC trigger* state.

To avoid noise caused by the bus clock, it is recommended that no bus clock activity occurs for at least the conversion process time immediately after the ADC conversion starts.

DOUBLE-BUFFERED ADC DATA REGISTER

The host can access all eight, double-buffered $ADCn_data$ registers, as shown in Figure 28. The conversion result from the analog input with channel address n, (where n = 0 to 7) is stored in $adcn_data[9:0]$ in straight binary format. When the conversion of an individual channel is completed, the data is immediately transferred into the corresponding $adcn_tmpry$ temporary register, the first stage of the data buffer. When the conversion of the last channel completes, all data in the $adcn_tmpry$ registers is simultaneously transferred to the corresponding $adcn_data[9:0]$ value, the second stage of the data buffer.

In the case when a data transfer is in progress between any *ADCn_data* register and the AMC7891 shift register, all *ADCn_data* registers are not updated until the data transfer is complete.



Figure 28. ADC Structure

PROGRAMMABLE CONVERSION RATE

The maximum ADC conversion rate is 500 kSPS for a single channel in auto mode, as shown in Table 3. The conversion rate is programmable through *adc_rate[1:0]* (*AMC_config* register, [9:8] bits). When more than one channel is selected, the conversion rate is divided by the number of channels selected in register *ADC_enable*.

In auto mode, the $adc_rate[1:0]$ value determines the actual conversion rate. In direct mode, $adc_rate[1:0]$ limits the maximum possible conversion rate. The actual conversion rate in direct mode is determined by the rate of the conversion trigger. Note that when a trigger is issued, there may be a delay of up to 4 µs to internally synchronize and initiate the start of the sequential channel conversion process. In both direct- and auto- modes, when $adc_rate[1:0]$ is set to a value other than the maximum rate ('00'), nap mode is activated between conversions. By activating nap mode, the AV_{DD} supply current is reduced.

Copyright © 2011, Texas Instruments Incorporated



| adc_rate[1:0] | t _{ACQ} (μs) | t _{conv} (μs) | NAP ENABLED | THROUGHPUT (Single-Channel Auto Mode) |
|---------------|--------------------------|---------------------------|----------------|--|
| 00 | 0.375 | 1.625 | No | 500 kSPS (default) |
| 01 | 2.375 | 1.625 | Yes | 250 kSPS |
| 10 | 6.375 | 1.625 | Yes | 125 kSPS |
| 11 | 14.375 | 1.625 | Yes | 62.5 kSPS |

Table 3. ADC Conversion Rate

HANDSHAKING WITH THE HOST

The DAV pin and *adc_ready* bit (*AMC_config* register, bit 7) provide handshaking with the host. The DAV pin is an open-drain, active low output. If used, an external 10 k Ω pull-up resistor to GPIOV_{DD} is required. If unused, the pin can be connected to DGND. Pin and bit status depend on the conversion mode (direct or auto), as shown in Figure 29.

In direct mode, after the *ADCn_data* registers of all the selected channels in register *adc_enable* are updated, *adc_ready* is set immediately to '1' and the DAV pin is active (low) to signify that new data is available.

The *adc_ready* bit is reset to '0' and the DAV pin goes back to inactive (high) either by reading any of the *ADCn_data* registers or when a new ADC conversion is started by issuing a trigger by *adc_trig*. The update takes place immediately after the read command frame indicating the read operation or trigger event.

In auto-mode, after the *adcn_data[9:0]* values are updated, a pulse of 1µs (low) appears on the DAV pin to signify that new data is available. However, the *adc_trig* bit is inactive and always set to '0'.



a) Direct Mode





ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011

TEMPERATURE SENSOR OPERATION (SECONDARY ADC)

The AMC7891 contains an on-chip temperature sensor used to measure the device temperature. The temperature sensor is continuously monitoring, and new readings are automatically available every cycle. The analog temperature reading is converted by a secondary ADC that runs in the background at a lower speed than the primary ADC.

The temperature measurement relies on the characteristics of a semiconductor junction operating at a fixed current level. The forward voltage of the diode (V_{BE}) depends on the current passing through it and the ambient temperature. The change in V_{BE} when the diode operates at two different currents (a low current of I_{LOW} and a high current of I_{HIGH} , is shown in Equation 1:

$$V_{BE_{HIGH}} - V_{BE_{LOW}} = \eta kT/q \times \ln(I_{HIGH}/I_{LOW})$$

(1)

Where:

k is Boltzmann's constant.

q is the charge of the carrier.

T is the absolute temperature in Kelvins (K).

 η is the ideality of the transistor as sensor.



Figure 30. Integrated Temperature Sensor

The temperature sensor can be disabled by clearing to '0' the *temp_en* bit (*TEMP_config* register, bit 3). When disabled, the sensor is not converted. The AMC7891 continuously monitors the temperature sensor in the background, leaving the user free to perform conversions on the primary ADC. When one monitor cycle finishes, a signal passes to the control logic to automatically initiate a new conversion.

The analog sensing signal is preprocessed by a low-pass filter and signal conditioning circuitry, and then digitized by the secondary ADC. The resulting digital signal is further processed by the digital filter and processing unit. The final result is stored as a 12-bit value in the *TEMP_data* register as *tempdata[11:0]*. The format of the final result is in twos complement, as shown in Table 4. Note that the device measures the temperature from -40° C to 150° C.

If a data transfer is in progress between the *TEMP_data* register and the AMC Shift Register, the *TEMP_data* register is frozen until the data transfer is complete.

ZHCS413A – AUGUST 2011 – REVISED DECEMBER 2011

| TEMPERATURE (°C) | DIGITAL CODE |
|------------------|--------------|
| +255.875 | 01111111111 |
| +150 | 010010110000 |
| +100 | 001100100000 |
| +50 | 000110010000 |
| +25 | 000011001000 |
| +1 | 00000001000 |
| 0 | 0000000000 |
| -1 | 11111111000 |
| -25 | 111100111000 |
| -50 | 111001110000 |
| -100 | 110011100000 |
| -150 | 1011010000 |
| -256 | 1000000000 |

Table 4. Temperature Data Format

The temperature conversion time is by default 15 ms but it can be increased by setting *temp_rate[2:0]* (*TEMP_rate* register, bits [2:0]) as shown in Table 5.

| adc_rate[2:0] | CONVERSION TIME |
|---------------|-----------------|
| 000 | 128x |
| 001 | 64x |
| 010 | 32x |
| 011 | 16x |
| 100 | 8x |
| 101 | 4x |
| 110 | 2x |
| 111 | 15 ms |

Table 5. Temperature Conversion Time



REFERENCE OPERATION

The AMC7891 includes a buffered internal reference for the ADC, DACs and temperature sensor. The internal reference is a 2.5 V, bipolar transistor-based, precision bandgap reference.

The internal reference always drives the DACs and the internal temperature sensor directly (unbuffered); however the ADC can be driven either by the internal reference (buffered) or by an external one as determined by the *ref_on* bit (*AMC_power* register, bit 13). If used, the external reference is applied to the dual purpose REF pin. A decoupling capacitor is recommended between the external reference output an AGND for noise filtering.

In internal ADC reference mode, the buffered internal reference is available at the REF pin. A compensating 4.7µF capacitor is recommended between the internal buffered reference output and AGND.

On power-up, the AMC7891 is configured for ADC external reference (*ref_on* bit cleared to '0'). In this case it is important that the external reference source is not input into the REF pin until AV_{DD} is stable. If using the internal reference to drive the ADC, the *ref_on* must be set to '1' to enable the internal reference buffer.



Figure 31. External ADC Reference







DAC OPERATION

The AMC7891 contains 4 independent DACs that provide analog control with 10 bits of resolution using an internal reference. Each DAC core consists of a 10-bit string DAC and an output voltage buffer.

The DAC latch stores the code that determines the output voltage from the DAC string. The code is transferred from the *DACn_data* registers to the DACn data latches when the internal DAC load signal is generated.



Figure 33. DAC Block Diagram

The resistor string structure is shown in Figure 34. It consists of a string of resistors, each of value R. The code loaded to the DAC Latch determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. This architecture has inherent monotonicity, voltage output, and low glitch. It is also linear because all the resistors are of equal value.



Figure 34. Resistor String



DAC OUTPUT

www.ti.com.cn

The full-scale output range of each DAC is set by the product of the internal reference voltage times a fixed gain of 2 in the DAC output buffer ($2 \times V_{REF}$). The full-scale output range of each DAC is limited by the analog power supply. The maximum and minimum outputs from the DAC cannot exceed AV_{DD} or be lower than AGND, respectively.

After power-on or a reset event, the DAC output buffers are in power-down mode. In this mode all *dacn_data* registers and DAC*n* data latches are set to their default values, the output buffers are in a high-impedance state and each DACout*n* output pin connects to AGND through an internal 10 k Ω resistor.

DOUBLE-BUFFERED DAC DATA REGISTERS

There are 4 double-buffered DAC data registers. Each DAC has an internal latch preceded by a DAC data register. Data is initially written to the individual $DACn_data$ register as the value $dacn_data[9:0]$ and then transferred to its corresponding DAC*n* latch. When the DAC*n* latch is updated, the output from pin DACout*n* changes to the newly set value. When the host reads from $DACn_data$, the value held in the DAC*n* latch is returned (not the value held in the data register).

The DACs update mode is determined by the *dacn_sync* setting in the *DAC_sync* register. When *dacn_sync* is cleared to '0', the DAC*n* is in asynchronous mode. In asynchronous mode, a write to the *DACn_data* register results in an immediate update of the DACn latch and corresponding DACout*n* output.

Synchronous mode is selected by setting *dacn_sync* to '1'. In synchronous mode writing to the *DACn_data* register does not update the DAC*n* latch DACout_*n* output. Instead, the update occurs only until the *dac_load* bit (*AMC_config* register, bit 11) is set to '1'. By setting the *DAC_sync* register properly, several DACs can be updated at the same time.

| MODE | dacn_sync | WRITING TO dac_load | OPERATION |
|--------------|-----------|------------------------|--|
| Asynchronous | 0 | Don't care | Update DACn individually. The DAC <i>n</i> latch and DACout <i>n</i> output are immediately updated after writing to DACn_data. |
| Synchronous | 1 | 1 | Simultaneously update all DACs by internal trigger. Writing '1' to <i>dac_load</i> generates an internal load DAC trigger signal that updates the DAC <i>n</i> latches and DACout <i>n</i> outputs with the contents of the corresponding <i>dacn_data[9:0]</i> register values. |

Table 6. DAC Output Modes

The AMC7891 updates the DAC latches only if it has been accessed since the last time *dac_load* was issued, thereby eliminating any unnecessary glitch. Any DAC channels that have not been accessed are not reloaded again. When the DAC latch is updated, the corresponding output changes to the new level immediately.

CLEAR DACS

Each DAC can be cleared using the DAC_clear register. When setting the corresponding dacn_clear bit to '1', DACn goes to a clear state in which the DACoutn is immediately updated with the predefined value in the DACn_clear register, regardless of the dacn_sync status. The data register value dacn_data[9:0] does not change.

When the DAC goes back to normal operation, the DACout*n* output is set back to the DAC*n* latch value regardless of the *dac_sync* status.



Figure 35. Clear DAC Operation



GENERAL PURPOSE INPUT/OUTPUT PINS

The AMC7891 has twelve GPIO pins. Each GPIO provides a bidirectional, digital I/O signal. These pins can receive an input or produce an output as configured by the *GPIO_config* register.

To configure the GPIOxx pin as an output, the corresponding *ioxx_io* bit needs to be set to '1'. The GPIOxx is an output driver with a pull to the value of the corresponding *ioxx_out* bit in register GPIO_out.

To set the *GPIOxx* pin as an input, the corresponding *ioxx_io* bit has to be cleared to '0'. In this mode the GPIOxx pin is in high-impedance state and the read value is stored in the corresponding *ioutxx_in* bit in register *GPIO_in*. When set as an input, writes to the *GPIO_out* register do not affect the GPIO values.

After a power-on or reset event, all the GPIO pins are set as inputs and, hence in high-impedance state.

POWER-UP SEQUENCE

After all supplies are established, serial communication with the AMC7891 is valid only after a 200 μ s power-up reset delay. Following this, a software reset should be issued to ensure proper operation of the AMC7891. A software reset is issued by writing the value '0x6600' to *reset[15:0]* in register *AMC_reset*. Communication to the AMC7891 is re-established after a 200 μ S delay from the reset operation (measured from the rising edge of CS establishing the end of the reset command frame).

At power-up or after a software-reset command all registers are set to the default values (see Table 6). The default state of all analog blocks is off as determined by the default value of the *AMC_power* register.

For the device to work properly, AV_{DD} must power up before applying any inputs to the GPIO pins. In addition, if using an external ADC reference AV_{DD} must power up before the external reference voltage is applied to the REF pin.

The following power-up sequence is recommended for the AMC7891.

- 1. No input should be applied to the GPIO pins. Also, if using an external ADC reference, it should not be applied to the REF pin.
- Supply all voltages (AV_{DD}, GPIOV_{DD} and SPIV_{DD}). If possible, it is recommended to apply IOV_{DD} before AV_{DD}. However, the supplies can be powered up simultaneously or in any order with no detrimental effect to the device.
- 3. After AV_{DD} has been applied there is a 200 μ s power-up reset delay. No serial communication should be attempted during this time.
- 4. Issue a software-reset command by writing the value '0x6600' to reset[15:0] in register AMC_reset.
- 5. Wait at least 200 μ s from the rising edge of \overline{CS} to complete the software-reset.
- 6. Program the registers according to the desired mode of operation.



APPLICATION INFORMATION

BASE STATION AMPLIFIER MONITOR AND CONTROL

The AMC7891 is a highly integrated, low-power, complete analog monitoring and control system in a small package; all of these features make the AMC7891's an ideal low-cost, bias control circuit for modern RF transistor modules such as the power amplifiers (PA) and low-noise amplifiers (LNA) found in RF communication systems.

The AMC7891 is used in RF amplifier signal chains to set the transistor's optimal bias condition as well as to monitor for any possible malfunction. The AMC7891 four independent DAC outputs allow control of the transistor's gate bias voltages as well as of any variable-gain amplifiers (VGAs) in the signal chain. The AMC7891 twelve configurable GPIOs enable digital signal control and monitoring. Additionally, the device has 8 uncommitted analog inputs driving a highly precise ADC and an accurate on-chip temperature sensor that allow continuous monitoring of the main factors determining optimal amplifier operation such as temperature, supply voltages as well as drain bias currents through external current shunt monitors. The use of external current shunt monitors gives the system designer the flexibility to choose the optimal number of current measurements for the amplifier topology as well as the accuracy, voltage range and gain setting according to the drain current level to be measured. The Texas Instruments' INA282 family, which includes the INA282, INA283, INA284, INA285 and INA286 devices, are highly-accurate, wide common-mode range current shunt monitors with gains going from 50V/V to 1000V/V.

The circuit in Figure 36 shows a typical multi-stage Doherty PA monitoring and control system using the AMC7891. The AMC7891 DAC outputs are used to set the bias gate voltage of each LDMOS transistor in the PA as well as to set the gain of the VGA driving the PA. The AMC7891 ADC inputs are used to monitor the most important parameters in the PA operation: supply voltages, drain bias currents as well as the TX and RX signal power. The GPIOs give additional system flexibility. In the system example below three GPIOs are used to address an external 8:1 multiplexer used for giving additional inputs to the AMC7891 ADC.



Figure 36. PA Monitor and Control System

ZHCS413A - AUGUST 2011 - REVISED DECEMBER 2011



Changes from Original (August 2011) to Revision A Page 从一个3页的产品预览变为一个生产数据表1

34



www.ti.com.cn



10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| AMC7891SRHHR | ACTIVE | VQFN | RHH | 36 | 2500 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | AMC7891 | Samples |
| AMC7891SRHHT | ACTIVE | VQFN | RHH | 36 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 105 | AMC7891 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|------|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| AMC7891SRHHR | VQFN | RHH | 36 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| AMC7891SRHHT | VQFN | RHH | 36 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Feb-2015



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| AMC7891SRHHR | VQFN | RHH | 36 | 2500 | 367.0 | 367.0 | 38.0 |
| AMC7891SRHHT | VQFN | RHH | 36 | 250 | 210.0 | 185.0 | 35.0 |

RHH 36

6 x 6, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





RHH0036A



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RHH0036A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RHH0036A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司