



Order

Now





**TUSB1002** 

ZHCSF18E-MAY 2016-REVISED MAY 2019

# TUSB1002 USB3.1 10Gbps 双通道线性转接驱动器

# 1 特性

- 支持 USB3.1 超高速 (5Gbps) 和超高速+ (10Gbps)
- 支持 PCI Express Gen3、SATA Express 和 SATA Gen3。
- 超低功耗架构

Texas

INSTRUMENTS

- 有源状态: < 340mW
- U2/U3: < 8mW
- 未连接状态: < 2mW
- 可调节电压输出摆幅线性范围高达 1200 mVpp
- 无主机/设备端要求
- 16 种线性均衡设置,在速率为 10Gbps 时最高为 16dB
- 可调节直流均衡增益
- 支持热插拔
- 与 LVPE502A 和 LVPE512 USB 3.0 转接驱动器引 脚兼容
- 温度范围: 0°C 至 70°C
- ±6kV 人体模型 (HBM) 静电放电 (ESD)
- 由 3.3V 单电源供电。
- 采用 4mm x 4mm VQFN 封装

# 2 应用

- 笔记本和台式机
- 电视
- 平板电脑
- 手机
- 有源电缆
- 扩展坞



简化原理图

Copyright © 2016, Texas Instruments Incorporated

# 3 说明

TUSB1002 是业内首款双通道 USB 3.1 超高速+ (SSP)转接驱动器和信号调节器。该器件采用超低功耗 架构,由 3.3V 电源供电运行时的功耗非常低。它支持 USB3.1 低功耗模式,可进一步降低空闲状态下的功 耗。

TUSB1002 实现了一款线性均衡器,最高可容许码间 串扰 (ISI) 引入 16dB 的损耗。当 USB 信号在印刷电 路板 (PCB) 或电缆上传输时,其完整性会在通道损耗 和码间串扰的影响下有所降低。线性均衡器可对通道损 失进行补偿,进而延长通道传输距离,从而使系统符合 USB 规范。凭借双通道和小型封装,TUSB1002 可在 USB3.1 传输路径中灵活放置。

TUSB1002 采用 24 引脚 4mm x 4mm VQFN 封装。 它还提供商业级 (TUSB1002) 版本。

## 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)
TUSB1002	VQFN (24)	4.00mm x 4.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。





1

2 3

4

5 6

7

6.1

6.2

6.3

6.4

6.5

特性......1

应用......1

说明......1

修订历史记录 ...... 2 Pin Configuration and Functions ...... 4

Absolute Maximum Ratings ...... 6 

Recommended Operating Conditions ...... 6

Electrical Characteristics, Power Supply ......7

6.6 Electrical Characteristics......7 6.10 Typical Characteristics ..... 11 Detailed Description ..... 14

7.2 Functional Block Diagram ...... 14

# 目录

	7.3	Feature Description	15
	7.4	Device Functional Modes	17
	7.5	U0 Mode	17
	7.6	U1 Mode	18
	7.7	U2/U3 Mode	18
8	Арр	lication and Implementation	19
	8.1	Application Information	19
	8.2	Typical USB3.1 Application	19
	8.3	Typical SATA, PCIe and SATA Express	
		Application	22
9	Dow	or Supply Percommondations	25
•	FOW	er Suppry Recommendations	
10	Lay	out	25 25
10	Lay 10.1	out	25 25 25
10	Lay 10.1	Layout Example	25 25 25 26
10 11	Lay 10.1 10.2 器件	out. Layout Guidelines Layout Example 和文档支持	25 25 25 26 27
10 11	Lay 10.1 10.2 器件 11.1	out. Layout Guidelines Layout Example 和文档支持 社区资源	
10 11	Lay 10.1 10.2 器件 11.1 11.2	out. Layout Guidelines Layout Example 和文档支持 社区资源	
10 11	Lay 10.1 10.2 器件 11.1 11.2 11.3	er Supply Recommendations out. Layout Guidelines Layout Example 和文档支持 社区资源	25 25 25 26 26 27 27 27 27 27 27
10 11	Lay 10.1 10.2 器件 11.1 11.2 11.3 11.4	er Supply Recommendations out. Layout Guidelines Layout Example 和文档支持 社区资源 商标 静电放电警告	23 25 25 26 26 27 27 27 27 27 27 27 27 27 27

#### 修订历史记录 4

Cł	nanges from Revision D (October 2017) to Revision E	Page
•	从特性、说明和器件信息 中删除了 TUSB1002I 工业	1
•	Deleted TUSB1002I Operating free-air temperature from the Recommended Operating Conditions	6
•	Deleted TUSB1002I from the Thermal Information table	6

# Changes from Revision C (August 2017) to Revision D

•	Changed pin 8 From: RXIN To: RX1N in the RGE pin image	4
---	--	---

# Changes from Revision B (August 2017) to Revision C

•	在特性中将"14 种线性均衡设置,在速率为 10Gbps 时最高为 15dB"更改成了"16 种线性均衡设置,在速率为 10Gbps 时最高为 16 dB"	. 1
•	Deleted the RMQ package option from the Pin Configuration and Functions section	. 4
•	Deleted the RMQ package from the Pin Functions table	. 4
•	Changed the description of pin 7 From: R = Test Mode To: R = PCIe / Test Mode. in the Pin Functions table	. 5
•	Deleted the RMQ column from Thermal Information table	. 6
•	Added Differential crosstalk between TX and RX signal pairs	. 7
•	From: E <sub>Q(GAIN-10Gbps)</sub> 15dB To: E <sub>Q(GAIN-10Gbps)</sub> 16dB	. 7
•	EQ setting 15 changed from Reserved to 10.4 / 16.0	16
•	EQ setting 16 changed from Reserved to 10.6 / 16.3	16
•	Added the PCIe/SATA/SATA Express Redriver Operation section.	17
•	Added the Typical SATA, PCIe, and SATA Expess Application section	22



www.ti.com.cn

Page

Page

2



С	hanges from Revision A (May 2016) to Revision B	Page
•	向简化原理图的 RXP2 和 RXN2 引脚添加了一个电容器	1
•	Added a capacitor to the RXP2 and RXN2 pins of Figure 17	19
•	Updated the A/C coupling Capacitor section of Table 4	19
•	Changed text in the <i>Detailed Design Procedure</i> From: No A/C coupling capacitors are placed on the RX2P/N. To: 330nF A/C coupling capacitors along with 220k resistors are placed on the RX2P and RX2N. Inclusion of these 330nF capacitors and 220k resistors is optional but highly recommended. If not implemented, then RX2P/N should be DC-coupled to the USB receptacle.	20
•	Added 330nF AC capacitors (C12 and C13) on RX2P and RX2N in Figure 18	20
с	hanges from Original (May 2016) to Revision A	Page

• 己将器件状态由"产品预览"改为"量产数据"	1
-------------------------	---



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		TVDE	INTERNAL PULLUP	DESCRIPTION		
NAME	RGE	ITPE	PULLDOWN	DESCRIPTION		
RX1P	9	90Ω Differential		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 1		
RX1N	8	Input		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 1		
RX2P	19	90Ω Differential		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 2		
RX2N	20	Input		Differential input for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 2.		
TX1P	22	90Ω Differential		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 1.		
TX1N	23	Output	Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) neg signals for Channel 1.			
TX2P	12	90Ω Differential		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) positive signals for Channel 2.		
TX2N	11	Output		Differential output for SuperSpeed (SS) and SuperSpeedPlus (SSP) negative signals for Channel 2.		
CH1_EQ1	2	l (4-level)		CH1_EQ1. Configuration pin used to control Rx EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH1_EQ2 allows for up to 16 equalization settings.		
CH1_EQ2	3	l (4-level)	PU (approx 45K)	CH1_EQ2. Configuration pin used to control Rx EQ level for RX1P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH1_EQ1 allows for up to 16 equalization settings.		
CH2_EQ1	16	l (4-level)	PD (approx 95K)	CH2_EQ1. Configuration pin used to control Rx EQ level for RX2P/N. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. This pin along with CH2_EQ2 allows for up to 16 equalization settings.		
CH2_EQ2	17	l (4-level)		CH2_EQ2. Configuration pin used to control Rx EQ level for RX2P/N. The st of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details timing. This pin along with CH2_EQ1 allows for up to 16 equalization setting:		



# Pin Functions (continued)

PIN		TYPE	INTERNAL PULLUP	DESCRIPTION		
NAME	RGE	TIPE	PULLDOWN	DESCRIPTION		
EN	5	l (2-level)	PU (approx 400 K)	EN. Places TUSB1002 into shutdown mode when asserted low. Normal operation when pin is asserted high. When in shutdown, TUSB1002's receiver terminations will be high impedance and tx/rx channels will be disabled.		
CFG1	4	l (4-level)	PU (approx 45K)	CFG1. This pin along with CFG2 will select VOD linearity range and DC gain for both channels 1 and 2. The state of this pin is sampled after the rising ed of EN. Refer to Figure 2 for details of timing. Refer to Table 3 for VOD linearity range and DC gain options.		
CFG2	15	l (4-level)	PD (approx 95K)	CFG2. This pin along with CFG1 will set VOD linearity range and DC gain for both channels 1 and 2. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing. Refer to Table 3 for VOD linearity range and DC gain options.		
MODE	7	l (4-level)	PU (approx 45 K) PD (approx 95K)	<ul> <li>MODE. This pin is for selecting different modes of operation. The state of this pin is sampled after the rising edge of EN. Refer to Figure 2 for details of timing.</li> <li>0 = Test Mode. TI Internal Use Only.</li> <li>R = PCIe / Test Mode. PCIe Mode and TI Internal use only</li> <li>F = USB3.1 Dual Channel Operation enabled (TUSB1002 normal mode).</li> <li>1 = USB3.1 Single-channel operation.</li> </ul>		
RSVD1	24	0		RSVD1. Under normal operation, this pin will be driven low by TUSB1002. Recommend leaving this pin unconnected on PCB.		
SLP_S0#	14	l (2-level)	PU (approx 400 K)	SLP_S0#. This pin when asserted low will disable Receiver Detect functionality. While this pin low and TUSB1002 is in U2/U3, TUSB1002 disables LOS and LFPS detection circuitry and Rx termination for both channels will remain enabled. If this pin is low and TUSB1002 is in Disconnect state, the Rx detect functionality is disabled and Rx termination for both channels will be disabled. If the system SoC does not support a GPIO that indicates system sleep state, then it is recommended to leave this pin unconnected. 0 – Rx Detect disabled 1 – Rx Detect enabled		
NC				No Connect. Leave unconnected on PCB.		
VCC	1, 13	Power		3.3 V (±10%) Supply.		
GND	6, 10, 18, 21	GND		Ground		
Thermal pad				Thermal pad. Recommend connecting to a solid ground plane.		

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Supply Voltage Range <sup>(2)</sup> , V <sub>CC</sub>		-0.3	4	V
	Differential Voltage between RX1P/N and RX2P/N.		±2.5	V
IO Voltage Range	Voltage at RX1P/N and RX2P/N.	-0.5	V <sub>CC</sub> + 0.5	V
	Voltage on Control IO pins	-0.5	V <sub>CC</sub> + 0.5	V
Maximum junction temperature, $T_J$			105	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminal.

## 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±6000		
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 <sup>(2)</sup>	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. .

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
	3.3 V Supply Voltage	3	3.3	3.6	V
vcc	Supply Ramp requirement			50	ms
V <sub>(PSN)</sub>	Supply Noise on $V_{CC}$ pins			100	mV
T <sub>A</sub>	Operating free-air temperature	0		70	°C

### 6.4 Thermal Information

		TUSB1002	
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	UNIT
		24 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	38.5	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	41.6	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	16.3	°C/W
ΨJT	Junction-to-top characterization parameter	1.0	°C/W
Ψјв	Junction-to-board characterization parameter	16.4	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	6.9	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 6.5 Electrical Characteristics, Power Supply

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
P(U0_SSP_1200mV)	TUSB1002 power under normal operation in U0 operating a SuperSpeedPlus datarate with linear range set to 1200mV.	At 10 Gbps; V <sub>CC</sub> supply stable; V <sub>CC</sub> = 3.3 V; V <sub>OD</sub> = 1200 mVpp; Pattern = CP9	340		mW
$P_{(U0\_SSP\_1000mV)}$	TUSB1002 power under normal operation in U0 operating a SuperSpeedPlus datarate with linear range set to 1000mV.	At 10 Gbps; V <sub>CC</sub> supply stable; V <sub>CC</sub> = 3.3 V; V <sub>OD</sub> = 1000 mVpp; Pattern = CP9	325		mW
P(U0_SSP_900mV)	TUSB1002 power under normal operation in U0 operating a SuperSpeedPlus datarate with linear range set to 900mV.	At 10 Gbps; V <sub>CC</sub> supply stable; V <sub>CC</sub> = 3.3 V; V <sub>OD</sub> = 900 mVpp; Pattern = CP9	298		mW
P(U0_SS_1200mV)	TUSB1002 power under normal operation in U0 operating a SuperSpeed datarate.	At 5 Gbps; $V_{CC}$ supply stable; $V_{CC}$ = 3.3 V; $V_{OD}$ = 1200 mVpp; Pattern = CP0.	340		mW
P <sub>(U1)</sub>	TUSB1002 power when U1.	In U1; VCC supply stable; $V_{CC}$ = 3.3 V; $V_{OD}$ = 1200 mVpp	340		mW
P <sub>(U2U3)</sub>	TUSB1002 power when in U2/U3.	Both channels 1 and 2 in U2/U3; VCC supply stable; $V_{CC}$ = 3.3 V;	8		mW
P <sub>(U2U3_SLP)</sub>	TUSB1002 power when in U2/U3 and SLP_S0# is low.	Both channels 1 and 2 in U2/U3; VCC supply stable; $V_{CC} = 3.3 V$ ;	0.850		mW
P <sub>(DISCONNECT_NON</sub> E)	TUSB1002 power when no USB device detected on both TX1P/N or TX2P/N.	RX1 and RX2 termination disabled; VCC supply stable; V <sub>CC</sub> = 3.3 V	2		mW
P <sub>(DISCONNECT_ONE</sub> )	TUSB1002 power when a USB device detected on either TX1P/N or TX2P/N but not both.	Either RX1 or RX2 termination enabled both not both enabled; VCC supply stable; $V_{CC}$ = 3.3 V	5		mW
P(DISCONNECT_SLP)	TUSB1002 power when no USB device detected on either TX1P/N or TX2P/N and SLP_S0# is low	RX1 and RX2 termination disabled; VCC supply stable; V_{CC} = 3.3 V	0.850		mW
P <sub>(SHUTDOWN)</sub>	TUSB1002 power when EN is asserted low.;	VCC supply stable; $V_{CC} = 3.3 \text{ V}, \text{ EN} = 0$	0.6		mW

# 6.6 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
4-Level Inputs (N	IODE, CFG1, CFG2,CH1_EQ1, CH1_EQ2	2, CH2_EQ1, CH2_EQ2 )				
I <sub>IH</sub>	High level input current	V <sub>CC</sub> = 3.6 V; V <sub>IN</sub> = 3.6 V	20		80	μΑ
IIL	Low level input current	$V_{CC} = 3.6 \text{ V}; V_{IN} = 0 \text{ V}$	-160		-40	μΑ
V <sub>TH</sub>	Threshold 0 / R			0.55		V
	Threshold R/ Float	$V_{CC} = 3.3 V$		1.65		V
	Threshold Float / 1			2.8		V
R <sub>PU</sub>	Internal pull-up resistance			45		kΩ
R <sub>PD</sub>	Internal pull-down resistance			95		kΩ
EN, SLP_S0# Inp	ut					
V <sub>IH</sub>	High level input voltage	V <sub>CC</sub> = 3. V	1.7		VCC	V
V <sub>IL</sub>	Low level input voltage	V <sub>CC</sub> = 3.3 V	0		0.7	V
l <sub>IH</sub>	High level input current	$V_{CC} = 3.6 \text{ V}, \text{EN} = 3.6 \text{ V}$	-10		10	μA
I <sub>IL</sub>	Low level input current	$V_{CC} = 3.6 \text{ V}, \text{ EN} = 0 \text{ V}$	-15		15	μA
R <sub>(EN-PU)</sub>	Internal pull-up resistance for EN and SLP_S0#.			400		kΩ
USB3.1 RECEIVE	R INTERFACE (RX1P/N AND RX2P/N)					
		SDD11 10 MHz at 90 Ω		-19		dB
R <sub>L(RX-DIFF)</sub>	RX Differential return loss	SDD11 2 GHz at 90 Ω		-14		dB
		SDD11 5 – 10 GHz at 90 Ω		-7		dB
R <sub>L(RX-CM)</sub>	RX Common mode return loss	0.5 – 5 GHz at 90 Ω		-10		dB
X-TALK	Differential crosstalk between TX and RX signal pairs.			-50		dB
EQ(GAIN-10Gbps)	Equalization Gain	50 mVpp At 5 GHz		16		dB
E <sub>Q(DC0)</sub>	DC Equalization Gain at 0dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1200mV Linear Range Setting; Refer to Table 3		-0.15		dB

TEXAS INSTRUMENTS

www.ti.com.cn

# **Electrical Characteristics (continued)**

## over operating free-air temperature range (unless otherwise noted)

EGC011         DC Equalization Gain at +1dB setting         EOD (*Poy Vg at 100 MHz; 1200mV)         0.80         0.80         0.80           EGCC01         DC Equalization Gain at +2dB setting         S00 mVps Vg at 100 MHz; 1200mV         -1.1         dB           EGCC02         DC Equalization Gain at +2dB setting         S00 mVps Vg at 100 MHz; 1200mV         -2.05         dB           EGC02         DC Equalization Gain at +2dB setting         S00 mVps Vg at 100 MHz; 1200mV         -2.05         dB           Corr P, NG         S00 mVps Vg at 100 MHz; 1200mV         -1.65         1.85         2.0         V           Varze, NG         S00 mVps Vg at 100 MHz; 1200mV         -1.65         1.85         2.0         V           Varze, NG         Receiver DC common mode impedance         SuperSpect USB device deceded on TSPN VG while VG sterior deceded on TSPN VG while VG steri		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EQC:::         DC Equalization Gain at +28B setting.         SOD (*Type Yor at 100 MHz; 1200mV)         1.5         dB           EQC:::         DC Equalization Gain at -14B setting.         SOD (*Type Yor at 100 MHz; 1200mV)         -1.1         dB           EQC:::         DC Equalization Gain at -14B setting.         SOD (*Type Yor at 100 MHz; 1200mV)         -2.05         dB           EQC:::         DC Equalization Gain at -24B setting.         SOD (*Type Yor at 100 MHz; 1200mV)         -2.05         dB           Vom M         input differential peak-peak voltage         Incer Kange Setting.         1.05         1.88         2.00         V/V           Vam Courton         Receiver DC common mode impedance         Measured at connector. Present when Supe Specified diverse directord on TXPNN voltage Setting.         72         120         QL           Vesc.::         DC input CM input impedance when Consumed impedance when Consumed at connector. Present when Consumed in TXPNN voltage Setting.         72         120         QL           Vesc.::         DC input differential peak-backs voltage         Measured at connector. Resent when Consumed in the Supe Specified diverse directord on TXPNN voltage Setting.         30         mV           Vesc.::::::::::::::::::::::::::::::::::::	E <sub>Q(DC1)</sub>	DC Equalization Gain at +1dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1200mV Linear Range Setting;		0.80		dB
Endot1         DC Equalization Gain at 1-1dB setting.         SDD MVp2 Vg at 100 VVp2	E <sub>Q(DC2)</sub>	DC Equalization Gain at +2dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1000mV Linear Range Setting;		1.5		dB
EdoCol         DC Equalization Gain at -2dB setting.         000 mVpa Vga 1100 MHz; 120mV Linear Range Setting.        2.05         dB           Vinor no         Input differential peak-peak voltage sing range.         mV        2.05         mV           Vinor no         RX DC common mode voltage         1.65         1.85         2.0         V           Rescuence         RX DC common mode voltage         1.65         1.85         2.0         V           Rescuence         Rescuence at connector. Present when no SuperSpeed USB device detected on TXPIN SET device detected on TXPIN Miscle at an USB device detected on TXPIN SET device detected on TXPIN Miscle at an USB device detected on TXPIN SET device detected on TXPIN Miscle at an USB device detected an TXPIN Miscle at an USB device detected an TXPIN Miscle at an USB device detected an TXPIN Miscle at an USB device device detected on TXPIN Miscle at an USB device	E <sub>Q(DC-1)</sub>	DC Equalization Gain at -1dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1200mV Linear Range Setting;		-1.1		dB
Vpp:r_m         input differential peak-peak voltage         mv           Vmxcorcin         RX DC common mode voltage         1.85         1.85         2.0         V           Rescure QC         RX DC common mode voltage         Measured at connector. Present when SuperSpeed USB device detected on TXP/N         1.85         1.85         2.0         V           Rescure QC         Reserver DC differential impedance brows         Measured at connector. Present when TXP/N         72         120         Q           Vacations.com Constructions         DC input CM input impadance when termination is disabled.         Measured at connector. Present when TXP/N         72         120         Q           Vacations.com Constructions         Drug differential peak-to-peak Signal totact Assert lowel         at 10 Gbps. No loss input channel and PRBS7 pattern         92         mV           Vacations.com Parity         Peak RX AC common mode voltage         Masured at connector. Below min is quelched         100         300         mV           Vacations.com Parity         Peak RX AC common mode voltage         Masured at connector. Below min is quelched         100         300         mV           Vacations.com Parity         Peak RX AC common mode voltage         Masured at connector. Below min is quelched         100         -76         dB           Vacations.com Parity         TX DEFS batt	E <sub>Q(DC-2)</sub>	DC Equalization Gain at -2dB setting.	500 mVpp V <sub>ID</sub> at 100 MHz; 1200mV Linear Range Setting;		-2.05		dB
V_RESCOM         RX DC common mode voltage         Measured at connector. Present when TXPN         1.65         1.85         2.0         V           R_RX OW DQ         Receiver DC common mode impedance         Measured at connector. Present when SuperSpeed USB device detected on TXPN         18         30         Ω           R_RX OW DQ         Receiver DC differential impedance when termination is disabled.         Measured at connector. Present when TSPN, SLP SQP = 1:         72         120         Ω           VEX.LET.EFT         Dright GM input impedance when termination is disabled.         Measured at connector. Present when TSPN, SLP SQP = 1:         30         KO           VEX.LET.EFT         Input differential peak-to-peak Signal PRSS pattern         at 10 Gtps. No loss input channel and PRSS pattern         92         mV           VEX.LET.EFT         Input differential peak-to-peak Signal PRSS pattern         at 10 Gtps. No loss input channel and PRSS pattern         92         mV           VEX.EXT.EFT         Peak RX AC common mode view of the sector sec	$V_{(DIFF_IN)}$	Input differential peak-peak voltage swing range.			2000		mV
R_RACKLOGC)         Receiver DC common mode impedance         Measured at connector. Present when SuperSpeed USB device detected on TXP/N, PL, S0B = 1:         18         30         D           R_RADIFFICO_ R_RADIFFICO_ VORA         Receiver DC differential impedance training of the pack-to-pack TX voltage         Measured at connector. Present when no SuperSpeed USB device detected on TXP/N, CP, S0B = 1:         72         120         D           Z_RADIFFICO_ VORA         DC (paul CM input impedance when no SuperSpeed USB device detected on TXP/N, CP, S0B = 1:         30         KCD           Varax, SOMA_DET, DET         Input differential peak-to-peak Signal beted CH-assert level         at 10 Gbps. No loss input channel and PRSS7 pattern         92         mV           Varax, Det CT, DET         Input differential peak-to-peak Signal beted CH-assert level         at 10 Gbps. No loss input channel and PRSS7 pattern         92         mV           Varax, Det CT, DET         Input differential peak-to-peak Signal squelched         at 10 Gbps. No loss input channel and PRSS7 pattern         100         300         mV           Varax, Des CT, DTF         Input differential peak-to-peak Signal squelched         at 10 Gbps. No loss input channel and PRSS7 pattern         100         300         mV           Varax, DET         LFS DEtect thrashold. Bolw min is squelched         at 0 Common Mode reparato Signal Signal Si	V <sub>(RX-DC-CM)</sub>	RX DC common mode voltage		1.65	1.85	2.0	V
R_RK_DIFF_OCI         Receiver DC differential impedance         Measured at connector. Present when SuperSpeed USB device detected on TXPN, SLP_S0P +1:         T2         120         Ω           Z_0K_HOFT-0CI NO         DC input CM input impedance when bench Assert level         Measured at connector. Present when on TXPN with Uc_gs is remping         30         KΩ           VFRX_ PROML_DET_OFFF_ PRO         Input differential peak-to-peak Signal Detect Assert level         at 10 Gbps. No loss input channel and PRST pattern         92         mV           VFRX_DR_DET_OFFF_ PRO         Input differential peak-to-peak Signal Detect Assert level         at 10 Gbps. No loss input channel and PRST pattern         92         mV           VFRX_DR_DET_OFFF PRO         Input differential peak-to-peak Signal Pro         at 10 Gbps. No loss input channel and PRST pattern         100         300         mV           VFRX_DR_DET_OFFF         Probask RX AC common mode valtage sequelched         Measured at package pin         050         PF           USR_DRADE_OF         Peak RX AC common mode valtage sequelched         SDD22 10MHz - 2 GHz at 90 Ω        11         dB           SDD22 5 GHz at 90 Ω        11         dB         SDD22 5 GHz at 90 Ω        7         dB           VTX.DEF PF_1000         Differential return loss         SDD22 5 GHz at 90 Ω        7         dB           SDD22 5 GHz at 90 Ω <t< td=""><td>R<sub>(RX-CM-DC)</sub></td><td>Receiver DC common mode impedance</td><td>Measured at connector. Present when SuperSpeed USB device detected on TXP/N</td><td>18</td><td></td><td>30</td><td>Ω</td></t<>	R <sub>(RX-CM-DC)</sub>	Receiver DC common mode impedance	Measured at connector. Present when SuperSpeed USB device detected on TXP/N	18		30	Ω
Zprick Heter Heter         DC input CM input impedance when ress         Measured at connector. Present when on TXP/N or while V <sub>CD</sub> is ramping         30         KQ           Vipx. MCRLLET.DFF. PM         Input differential peak-to-peak Signal Detect Asset level         at 10 Gbps. No loss input channel and PRBS7 pattern         92         mV           Vipx. PM         Input differential peak-to-peak Signal PD         at 10 Gbps. No loss input channel and PRBS7 pattern         62         mV           Vipx. PM         LPFS Detect Asset Level         at 10 Gbps. No loss input channel and PRBS7 pattern         100         300         mV           Vipx.LEPS Detect Messet Level         Messured at connector. Below min is squelched         100         300         mV           Vipx.CMAC.Py         Peak RX AC common mode voltage         Messured at package pin         -15         dB           Vipx.CMAC.Py         Peak RX AC common Mode return loss         At package pin         -11         dB           SDD22 5 -10 GHz at 90 Q         -11         dB         SDD22 5 -10 GHz at 90 Q         -7         dB           R_tTX-DBFF, P         TX Differential return loss         0.05 - 5 GHz at 90 Q         -7         dB           VitX DBFF.PP. 1000         Differential return loss         0.05 - 5 GHz at 90 Q         -7         dB           VitX DBFF.PP. 1000         Di	R <sub>(RX-DIFF-DC)</sub>	Receiver DC differential impedance	Measured at connector. Present when SuperSpeed USB device detected on TXP/N; SLP_S0# = 1;	72		120	Ω
V(W) SIGNUL DEF_DIFF.         Input differential peak-to-peak Signal Detect Assert level         at 10 Gbps. No loss input channel and PRSS7 pattern         92         mV           V(RX-DEF_DIFF. Pr)         Input differential peak-to-peak Signal Detect De-assert Level         at 10 Gbps. No loss input channel and PRSS7 pattern         62         mV           V(RX-DEF_DIFF. Pr)         Input differential peak-to-peak Signal Detect De-assert Level         Measured at connector. Below min is audiched         100         300         mV           V(RX-DIFF_DIFF)         PER Detect threshold. Below min is noise.         Measured at connector. Below min is audiched         100         300         mV           V(RX-DIFF, Pr)         PR RA AC common mode voltage         Measured at package pin	Z <sub>(RX-HIGH-IMP-DC-</sub> POS)	DC input CM input impedance when termination is disabled.	Measured at connector. Present when no SuperSpeed USB device detected on TXP/N or while $V_{\rm CC}$ is ramping	30			ΚΩ
V[MSUDE_DET_DET_ pr]         Image: model differential peak-to-peak Signal performance in the server of the s	V <sub>(RX-</sub> SIGNAL_DET_DIFF- PP)	Input differential peak-to-peak Signal Detect Assert level	at 10 Gbps. No loss input channel and PRBS7 pattern		92		mV
V_PRAPDETCHT PP PPFPS Detect threshold. Below min is noise.Measured at connector. Below min is squeched100300mVV_RXCLAR-CP PP.PSPeak RX AC common mode voltageMeasured at package pin150mVC_RD2-PARASITIC)Rx Input capacitance for return lossAt package pin0.5pFUSB 1. Transmitter fuerface (TX IPM and TX2P/N)SDD22 10MHz - 2 GHz at 90 Q-15dBR_L(TX.CMPF)TX Differential return loss5DD22 5 GHz at 90 Q-11dBR_L(TX.CMPF)TX Common Mode return loss0.65 - 5 GHz at 90 Q-7dBR_L(TX.CMPF)TX Common Mode return loss0.65 - 5 GHz at 90 Q-9dBV_TX.DIFF.PP_1200)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = For 1: Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)11000mVV_TX.DIFF.PP_1200Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = For 1: Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)1000mVV_TX.DUFF.PP_1200Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = 0: Refer to Table 3/Measured at -1dB compression point = 20log (VOD/VOD_linear)900mVV_TX.CMP.FP.P.200Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = 0: Refer to Table 3/Massiter at dB common-mode voltagemVV_TX.CMP.FP.P.200Differential peak-to-peak TX voltage that at 20log (VOD/VOD_linear)900mVV_TX.CMP.FP.P.200Transmitt	V <sub>(RX-IDLE_DET_DIFF-</sub> PP)	Input differential peak-to-peak Signal Detect De-assert Level	at 10 Gbps. No loss input channel and PRBS7 pattern		62		mV
V_REXENANCEP         Peak RX AC common mode voltage         Measured at package pin         150         mV           C_REX.PARASITIC)         Rx Input capacitance for return loss         At package pin         0.5         pF           UB83.1 Transmitter         Interface (TX1PN and TX2P/N)         5DD22 10MHz - 2 GHz at 90 Ω        15         dB           R_(TX.DIFF)         TX Differential return loss         SDD22 5 GHz at 90 Ω        11         dB           R_(TX.CMF)         TX Common Mode return loss         0.05 - 5 GHz at 90 Ω         -9         dB           R_(TX.CMF)         TX Common Mode return loss         0.05 - 5 GHz at 90 Ω         -9         dB           V(TX.DIFF.PP_1000)         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = For 1; Refer to Table 3 Measured at -1dB compression point = 200g (VOD/VOD_linear)         mV         mV           V(TX.DIFF.PP_1000)         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = 0; Refer to Table 3 Measured at -1dB compression point = 200g (VOD/VOD_linear)         mV         mV           V(TX.DIFF.PP_1000)         Differential peak-to-peak TX voltage frage structer dat -1dB compression point = 200g (VOD/VOD_linear)         900         mV           V(TX.CMF.PP_1000)         Differential peak-to-peak TX voltage frage structer dat -1dB compression point = 200g (VOD/VOD_linear)         900         mV </td <td>V<sub>(RX-LFPS-DET-DIFF-</sub> P-P)</td> <td>LFPS Detect threshold. Below min is noise.</td> <td>Measured at connector. Below min is squelched</td> <td>100</td> <td></td> <td>300</td> <td>mV</td>	V <sub>(RX-LFPS-DET-DIFF-</sub> P-P)	LFPS Detect threshold. Below min is noise.	Measured at connector. Below min is squelched	100		300	mV
$ \begin{array}{c                                    $	V <sub>(RX-CM-AC-P)</sub>	Peak RX AC common mode voltage	Measured at package pin			150	mV
USB3.1 Transmitter Interface (TX1P/N and TX2P/N)           RL(TX.0LFF)         TX Differential return loss         SDD22 10MHz – 2 GHz at 90 $\Omega$ -11         dB           SDD22 5 GHZ at 90 $\Omega$ -11         dB           RL(TX.CM)         TX Common Mode return loss         0.05 – 5 GHZ at 90 $\Omega$ -9         dB           V(TX.DIFF.PP_1200)         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = F or 1; Refer to Table 3 Measured at -14B compression point = 1200         1450         mV           V(TX.DIFF.PP_1200)         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = R; Refer to Table 3 Measured at -14B compression point = 1000         mV           V(TX.DIFF.PP_1000)         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = R; Refer to Table 3 Measured at -14B compression point = 1000         mV           V(TX.DIFF.PP_900)         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = 0; Refer to Table 3 Measured at -14B compression point = 200g (VOD/VOD_linear)         mV           V(TX.CUFF.PP_900)         Differential peak-to-peak TX voltage change allowed during Receiver Detection.         CFG1 pin = 0; Refer to Table 3 Measured at -14B compression point = 200g (VOD/VOD_linear)         mV           V(TX.CUFF.PP_900)         Tansmitter idle common-mode voltage change allowed during Receiver Detection.         mV         mV	C(RX-PARASITIC)	Rx Input capacitance for return loss	At package pin			0.5	pF
RL(TX.DIFF)         TX Differential return loss         SDD22 10MHz - 2 GHz at 90 Ω        15         dB           RL(TX.CUM         TX Common Mode return loss         0.05 - 5 GHz at 90 Ω         -7         dB           RL(TX.CUM         TX Common Mode return loss         0.05 - 5 GHz at 90 Ω         -9         dB           V(TX.CUFF.PP.1000)         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = F or 1; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)         1450         mV           V(TX.OUFF.PP.1000)         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = 0; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)         1000         mV           V(TX.OUFF.PP.1000         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)         900         mV           V(TX.CUF.PP.1000         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)         900         mV           V(TX.CUF.PP.1000         Differential peak-to-peak TX voltage swing linear dynamic range         CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)         900         mV           V(TX.CUF.PP.1000         The amount of voltage change allowed while in U/	USB3.1 Transmit	ter Interface (TX1P/N and TX2P/N)					
RL(TX-OIFF) R_(TX-CM-PFF)TX Differential return lossSDD22 5 GHz at 90 $\Omega$ 11dBRL(TX-CMTX Common Mode return loss0.05 - 5 GHz at 90 $\Omega$ 7dBR_(TX-CMTX Common Mode return loss0.05 - 5 GHz at 90 $\Omega$ 9dBV(TX-DIFF.PP_12000)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = F or 1; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)1120011450mVV(TX-DIFF.PP_1000)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = R; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)1000mVV(TX-DIFF.PP_1000)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = 0; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)900mVV(TX-CIM-EDETC)The amount of voltage change allowed change while in U2/3 and not actively transmitter idle common-mode voltage change while in U2/3 and not actively1200mVpp Linear Range setting.01.852VV(TX-CIM-EDETAC)TX DC common mode voltage eak output voltage1200mVpp Linear range; CHX, EQ setting matches input channel insertion loss;01.852VV(TX-CIM-EDETAC)DC Electrical Idle differential peak-to- peak output voltageAt package pin. After low pass filter to remove AC component.01.852VV(TX-CIM-EDETAC)DC Electrical Idle differential peak-to- peak output voltageAt package pin. After low pass filter to remove AC component.0 <td></td> <td></td> <td>SDD22 10MHz – 2 GHz at 90 <math>\Omega</math></td> <td></td> <td>-15</td> <td></td> <td>dB</td>			SDD22 10MHz – 2 GHz at 90 $\Omega$		-15		dB
Image: Constraint of the second se	R <sub>L(TX-DIFF)</sub>	TX Differential return loss	SDD22 5 GHz at 90 Ω		-11		dB
RL(TX-CM)         TX Common Mode return loss         0.05 - 5 GHz at 90 Ω        9         dB           V(TX-DIFF-PP_1200)         Differential peak-to-peak TX voltage wing linear dynamic range         CFG1 pin = F or 1; Refer to Table 3 to 200 (VOD/VOD_linear)         1200 1450         mV           V(TX-DIFF-PP_1000)         Differential peak-to-peak TX voltage wing linear dynamic range         CFG1 pin = R; Refer to Table 3 to 200 (VOD/VOD_linear)         1000         mV           V(TX-DIFF-PP_900)         Differential peak-to-peak TX voltage wing linear dynamic range         CFG1 pin = 0; Refer to Table 3 to 200 (VOD/VOD_linear)         1000         mV           V(TX-DIFF-PP_900)         Differential peak-to-peak TX voltage solid (VOD/VOD_linear)         900         mV         mV           V(TX-CUFF-PP_900)         Differential peak-to-peak TX voltage solid (VOD/VOD_linear)         900         mV         mV           V(TX-CUFF-PP_900)         Differential peak-to-peak TX voltage solid (VOD/VOD_linear)         900         mV         mV           V(TX-CUFF-PP_900)         The amount of voltage change allowed ta -148 compression point = 20log (VOD/VOD_linear)         900         mV         mV           V(TX-CUFFLCT         The amount of voltage change allowed ta -148 compression point = 20log (VOD/VOD_linear)         900         mV         mV           V(TX-CUFFLCT         The amount of voltage change allowed ta -446 compression			SDD22 5 - 10 GHz at 90 Ω		-7		dB
V(TX-DIFF.PP_1200)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = F or 1; Refer to Table 3 Measured at -1dB compression point =12001450mVV(TX-DIFF.PP_1000)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = R; Refer to Table 3 Measured at -1dB compression point =1000mVV(TX-DIFF.PP_900)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)900mVV(TX-DIFF.PP_900)Differential peak-to-peak TX voltage during Receiver Detection.CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)900mVV(TX-CU-DIFE.PP_900)The amount of voltage change allowed during Receiver Detection.CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)900mVV(TX-CU-DIFE.PP_100)Transmitter idle common-mode voltage transmitting LFPS.1200mVpp Linear Range setting.01.852VV(TX-DLE-DELT PP_100TA DC common mode voltage transmitting LFPS.At package pin.01.852VV(TX-DLE-DIFF.PC PP_100DC Electrical Idle differential peak-to- peak voltageAt package pin. After low pass filter to nerwe AC component.01.44mVV(TX-CU-CAUTHE- PP_100DC Electrical Idle differential output voltageAt package pin. After low pass filter to loss;01.44mVV(TX-CU-CAUTHE- IDLE-DELTA)Absolute DC common mode voltage peak voltage	R <sub>L(TX-CM)</sub>	TX Common Mode return loss	0.05 – 5 GHz at 90 Ω		-9		dB
V(TX-DIFF.PP_1000)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = R; Refer to Table 3 Measured at -1dB compression point =1000mVV(TX-DIFF.PP_900)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)900mVV(TX-DIFF.PP_900)The amount of voltage change allowed during Receiver Detection.CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD//OD_linear)900mVV(TX-RCV-DETECT)The amount of voltage change allowed during Receiver Detection.CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD//OD_linear)900mVV(TX-RCV-DETECT)The amount of voltage change allowed during Receiver Detection.CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD//OD_linear)900mVV(TX-RCV-DETECT)Transmitter idle common-mode voltage change while in U2/3 and not actively transmitting LFPS.2VV(TX-CM-IDLE-DIFF.ACC PP)TX DC common mode voltage1200mVpp Linear Range setting.01.852VV(TX-CM-DC-CM)TX DC common mode voltageAt package pin. After low pass filter to remove AC component.014mVV(TX-CM-DC-ACTIVE- ICX-CM-DC-ACTIVE-Absolute DC common mode voltage between U1 and U0.At package pin.200mVV(TX-CM-DC-ACTIVE- ICX-ENGRT)Absolute DC common mode voltage between U1 and U0.At package pin.200mVV(TX-SM-DC-ACTIVE- ICX-	$V_{(TX-DIFF-PP\_1200)}$	Differential peak-to-peak TX voltage swing linear dynamic range	CFG1 pin = F or 1; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)	1200	1450		mV
V(TX-DIFF-PP_900)Differential peak-to-peak TX voltage swing linear dynamic rangeCFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)900mVV(TX-CV-DETECT)The amount of voltage change allowed during Receiver Detection.The amount of voltage change allowed during Receiver Detection.600mVV(TX-CM-IDLE-DELTAR V(TX-CM-IDLE-DELTARTransmitter idle common-mode voltage change while in U2/3 and not actively transmitting LFPS600600mVV(TX-CC-M)TX DC common mode voltage change while in U2/3 and not actively transmitting LFPS.1200mVpp Linear Range setting.01.852VV(TX-LDLE-DIFF-AC- PP)Peak output voltage1200mVpp Linear Range setting.01.852VV(TX-IDLE-DIFF_DC)DC Electrical Idle differential peak-to- peak output voltageAt package pin. After low pass filter to remove AC component.014mVV(TX-CM-AC-PP)Transmitter AC common mode peak- peak voltage in U01200mVpp linear range; CHx_EQ setting matches input channel insertion los;mVV(TX-CM-AC-PP)Transmitter AC common mode peak- peak voltage in U0At package pin.200mVV(TX-CM-DC-ACTIVE- DLE-DELTA)Absolute DC common mode voltage between U1 and U0.At package pin.200mVI_TX-SHORT)TX short-circuit current limitAt package pin.200mVI_TX-SHORT)TX bDC common mode impedanceAt package pin.106mAR_TX-DC)TX DC common mode impedanceAt package pi	V <sub>(TX-DIFF-PP_1000)</sub>	Differential peak-to-peak TX voltage swing linear dynamic range	CFG1 pin = R; Refer to Table 3 Measured at -1dB compression point = 20log (VOD/VOD_linear)	1000			mV
V(TX-RCV-DETECT)The amount of voltage change allowed during Receiver Detection.mVV(TX-CV-DETECT)Transmitter idle common-mode voltage change while in U2/3 and not actively transmitting LFPS600600mVV(TX-CM-IDLE-DELTA)TX DC common mode voltage transmitting LFPS.1200mVpp Linear Range setting.01.852VV(TX-DC-CM)TX DC common mode voltage1200mVpp Linear Range setting.01.852VV(TX-IDLE-DIFF-AC- PP)AC Electrical Idle differential peak-to- peak output voltageAt package pin.010mVV(TX-IDLE-DIFF_DC)DC Electrical Idle differential output voltageAt package pin. After low pass filter to remove AC component.014mVV(TX-CM-AC-PP)Transmitter AC common mode peak- peak voltage in U01200mVpp linear range; CHX_EQ setting matches input channel insertion loss;80mVV(TX-CM-DC-ACTIVE- IDLE-DELTA)Absolute DC common mode voltage between U1 and U0.At package pin.200mVI_TX-SHORT)TX short-circuit current limit R(TX-CD)At package pin.106mAR(TX-CD)TX DC common mode impedanceAt package pin.106mA	V <sub>(TX-DIFF-PP_900)</sub>	Differential peak-to-peak TX voltage swing linear dynamic range	CFG1 pin = 0; Refer to Table 3Measured at -1dB compression point = 20log (VOD/VOD_linear)	900			mV
V_{TX-CM-IDLE-DELTA)}Transmitter idle common-mode voltage change while in U2/3 and not actively transmitting LFPS600600mVV_{(TX-DC-CM)}TX DC common mode voltage1200mVpp Linear Range setting.01.852VV_{(TX-IDLE-DIFF-AC- PP)AC Electrical Idle differential peak-to- peak output voltageAt package pin.010mVV_{(TX-IDLE-DIFF_DC)}DC Electrical Idle differential output voltageAt package pin. After low pass filter to remove AC component.014mVV_{(TX-CM-AC-PP)}Transmitter AC common mode peak- peak voltage in U01200mVpp linear range; CHx_EQ setting matches input channel insertion loss;80mVV_{(TX-CM-DC-ACTIVE- IDLE-DELTA)Absolute DC common mode voltage between U1 and U0.At package pin.200mVI_{(TX-SMORT)}TX short-circuit current limitAt package pin.106mAR_(TX-DC)TX DC common mode impedanceAt package pin.106mA	V <sub>(TX-RCV-DETECT)</sub>	The amount of voltage change allowed during Receiver Detection.				600	mV
V(TX-DC-CM)TX DC common mode voltage1200mVpp Linear Range setting.01.852VV(TX-IDLE-DIFF-AC- PP)AC Electrical Idle differential peak-to- peak output voltageAt package pin.0010mVV(TX-IDLE-DIFF_DC)DC Electrical Idle differential output voltageAt package pin. After low pass filter to remove AC component.014mVV(TX-IDLE-DIFF_DC)DC Electrical Idle differential output voltageAt package pin. After low pass filter to remove AC component.014mVV(TX-CM-AC-PP)Transmitter AC common mode peak- peak voltage in U01200mVpp linear range; CHx_EQ setting matches input channel insertion loss;80mVV(TX-CM-DC-ACTIVE- DLE-DELTA)Absolute DC common mode voltage between U1 and U0.At package pin.200mVI(TX-SHORT)TX short-circuit current limitAt package pin.106mAR(TX-DC)TX DC common mode impedanceAt package pin1830Ω	V <sub>(TX-CM-IDLE-DELTA)</sub>	Transmitter idle common-mode voltage change while in U2/3 and not actively transmitting LFPS.		-600		600	mV
V(TX-IDLE-DIFF-AC- PP)AC Electrical Idle differential peak-to- peak output voltageAt package pin.010mVV(TX-IDLE-DIFF_DC)DC Electrical Idle differential output voltageAt package pin. After low pass filter to remove AC component.014mVV(TX-IDLE-DIFF_DC)DC Electrical Idle differential output voltageAt package pin. After low pass filter to remove AC component.014mVV(TX-CM-AC-PP)Transmitter AC common mode peak- peak voltage in U01200mVpp linear range; CHx_EQ setting matches input channel insertion loss;80mVV(TX-CM-DC-ACTIVE- IDLE-DELTA)Absolute DC common mode voltage between U1 and U0.At package pin.200mVI(TX-SHORT)TX short-circuit current limitImmediate the peak- setting pin to the peak pin.106mAR(TX-DC)TX DC common mode impedanceAt package pin1830Ω	V <sub>(TX-DC-CM)</sub>	TX DC common mode voltage	1200mVpp Linear Range setting.	0	1.85	2	V
V_{TX-IDLE-DIFF_DC}DC Electrical Idle differential output voltageAt package pin. After low pass filter to remove AC component.014mVV_{TX-CM-AC-PP}Transmitter AC common mode peak- peak voltage in U01200mVpp linear range; CHx_EQ setting matches input channel insertion loss;80mVV_{(TX-CM-AC-PP)}Absolute DC common mode voltage between U1 and U0.At package pin.200mVI_{(TX-SM-RT)}TX short-circuit current limitImmunol At package pin.106mAR_(TX-DC)TX DC common mode impedanceAt package pin.1830Ω	V <sub>(TX-IDLE-DIFF-AC-</sub> PP)	AC Electrical Idle differential peak-to- peak output voltage	At package pin.	0		10	mV
V(TX-CM-AC-PP)Transmitter AC common mode peak- peak voltage in U01200mVpp linear range; CHx_EQ setting matches input channel insertion loss;80mVV(TX-CM-DC-ACTIVE- 	V <sub>(TX-IDLE-DIFF_DC)</sub>	DC Electrical Idle differential output voltage	At package pin. After low pass filter to remove AC component.	0		14	mV
V <sub>(TX-CM-DC-ACTIVE- IDLE-DELTA)</sub> Absolute DC common mode voltage between U1 and U0.         At package pin.         200         mV           I <sub>(TX-SHORT)</sub> TX short-circuit current limit         100         mA           R <sub>(TX-DC)</sub> TX DC common mode impedance         At package pin         18         30         Ω	V <sub>(TX-CM-AC-PP)</sub>	Transmitter AC common mode peak- peak voltage in U0	1200mVpp linear range; CHx_EQ setting matches input channel insertion loss;			80	mV
I <sub>(TX-SHORT)</sub> TX short-circuit current limit         106         mA           R <sub>(TX-DC)</sub> TX DC common mode impedance         At package pin         18         30         Ω	V <sub>(TX-CM-DC-ACTIVE-</sub> IDLE-DELTA)	Absolute DC common mode voltage between U1 and U0.	At package pin.			200	mV
R <sub>(TX-DC)</sub> TX DC common mode impedance         At package pin         18         30         Ω	I(TX-SHORT)	TX short-circuit current limit				106	mA
	R <sub>(TX-DC)</sub>	TX DC common mode impedance	At package pin	18		30	Ω



# **Electrical Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
R <sub>(TX-DIFF-DC)</sub>	TX DC differential impedance		72	90	120	Ω
C(TX-PARASTIC)	TX input capacitance for return loss	At package pin			0.7	pF
C <sub>(AC-COUPLING)</sub>	External AC Coupling capacitor on differential pairs.		75		265	nF

### 6.7 Power-Up Requirements

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT		
t <sub>d_pg</sub>	Internal Power Good asserted high when $\rm V_{\rm CC}$ is at 2.5 V	See Figure 2		5	μs
t <sub>cfg_su</sub>	CFG <sup>(1)</sup> pins setup before internal Reset <sup>(2)</sup> high	See Figure 2	0		s
t <sub>cfg_hd</sub>	CFG <sup>(1)</sup> pins hold after internal Reset <sup>(2)</sup> high	See Figure 2	500		μs
t <sub>VCC_RAMP</sub>	V <sub>CC</sub> supply ramp requirement	See Figure 2		50	ms

Following pins comprise CFG pins: MODE, CFG1, CFG2, CH1\_EQ1, CH1\_EQ2, CH2\_EQ1, and CH2\_EQ2.
 Internal reset is the AND of EN pin and internal Power Good.

### 6.8 Timing Requirements

			MIN	NOM	MAX	UNIT
SuperSpeed (SS) and SuperSpeedPlus(SSP)						
t <sub>IDLEEntry</sub>	Delay from U0 to electrical idle.	See Figure 1			150	ps
t <sub>IDLEExit_U1</sub>	U1 exit time: break in electrical idle to the transmission of LFPS.	See Figure 1			150	ps
t <sub>IDLEExit_U2U3</sub>	U2/U3 exit time: break in electrical idle to transmission of LFPS	See Figure 1		2.3	3.75	μs
t <sub>DIFF-DLY</sub>	Differential propagation delay				150	ps
t <sub>PWRUPACTIVE</sub>	Time when V <sub>CC</sub> reach 2.5 V to device active and performing Rx.Detect.	EN = H			7	ms

### 6.9 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT			
USB3.1 Trans	USB3.1 Transmitter Interface (TX1P/N, TX2P/N)								
t <sub>TX-RISE-FALL</sub>	Transmitter rise/fall time	20% to 80% of differential output; 1200mVpp linear range setting		40		ps			
t <sub>RF-MISMATCH</sub>	Transmitter rise/fall mismatch	20% to 80% of differential output; 1200mVpp linear range setting; 1000mVpp VID;		0.01		UI			
t <sub>TX-DJ</sub>	Residual deterministic jitter	@10Gbps; 1200mVpp Linear Range Setting		0.08		UI			









## 6.10 Typical Characteristics

 $V_{CC}$  = 3.3V , 25°C, 200 mVpp  $V_{ID}$  sine wave,  $Z_{O}$  = 100  $\Omega,$  RGE package



TUSB1002 ZHCSF18E – MAY 2016 – REVISED MAY 2019 TEXAS INSTRUMENTS

www.ti.com.cn

# **Typical Characteristics (continued)**

 $V_{CC}$  = 3.3V , 25°C, 200 mVpp  $V_{\text{ID}}$  sine wave,  $Z_{\text{O}}$  = 100  $\Omega,$  RGE package





# **Typical Characteristics (continued)**







# 7 Detailed Description

# 7.1 Overview

The TUSB1002 is the industry's first, dual lane USB 3.1 SuperSpeedPlus redriver. As signals traverse through a channel (like FR4 trace) the amplitude of the signal is attenuated. The attenuation varies depending on the frequency content of the signal. Depending the length of the channel this attenuation could be large enough resulting in signal integrity issues at a USB 3.1 receiver. By placing a TUSB1002 between USB3.1 host and device the attenuation effect of the channel can eliminated or minimized. The result is a USB3.1 compatible eye at the devices receiver. With up to 16 receiver equalization settings, the TUSB1002 can support many different channel loss combinations. The TUSB1002 offers low power consumption on a single 3.3 V supply with its ultra low power architecture. It supports the USB3.1 low power modes which further reduces idle power consumption. The TUSB1002 settings are configured through pins. In addition to equalization adjustment, the TUSB1002 provides knobs for adjusting DC gain and voltage output linearity range.

# 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



### 7.3 Feature Description

### 7.3.1 4-Level Control Inputs

The TUSB1002 has (MODE, CFG1, CFG2, CH1\_EQ1, CH1\_EQ2, CH2\_EQ1, and CH2\_EQ2) 4-level inputs pins that are used to control the equalization gain and the output voltage swing dynamic range. These 4-level inputs use a resistor divider to help set the 4 valid levels and provide a wider range of control settings. There is an internal 45 k $\Omega$  pull-up and a 95 k $\Omega$  pull-down. These resistors, together with the external resistor connection combine to achieve the desired voltage level.

LEVEL	SETTINGS
0	Option 1: Tie 1 K $\Omega$ 5% to GND. Option 2: Tie directly to GND.
R	Tie 20 KΩ 5% to GND.
F	Float (leave pin open)
1	Option 1: Tie 1 K $\Omega$ 5% to V <sub>CC</sub> . Option 2: Tie directly to V <sub>CC</sub> .

Table 1. 4-Level Control Pin Settings

#### NOTE

In order to conserve power, the TUSB1002 disables 4-level input's internal pull-up/pulldown resistors after the state of 4-level pins have been sampled on rising edge of EN. A change of state for any four level input pin is not applied to TUSB1002 until after EN pin transitions from low to high.

#### 7.3.2 Linear Equalization

With a linear equalizer, the TUSB1002 can electrically shorten a particular channel allowing for longer run lengths.



Figure 16. Linear Equalizer

With a TUSB1002, the 28 in trace can be made to have similar insertion loss as the 12 inch trace.

The receiver equalization level for each channel is determined by the state of the CHx\_EQ1 and CHx\_EQ2 pins, where x = 1 or 2.

**TUSB1002** 

\_\_\_\_\_

Copyright © 2016–2019, Texas Instruments Incorporated

EQ SETTING #	CHx_EQ2 PIN LEVEL	CHx_EQ1 PIN LEVEL	EQ GAIN at 2.5GHz / 5 GHz (dB)
1	0	0	1.9 / 5.5
2	0	R	2.8 / 7.1
3	0	F	3.5 / 8.2
4	0	1	4.4 / 9.3
5	R	0	5.0 / 10.2
6	R	R	5.8 / 11.1
7	R	F	6.4 / 11.8
8	R	1	7.1 / 12.6
9	F	0	7.6 / 13.1
10	F	R	8.2 / 13.8
11	F	F	8.7 / 14.3
12	F	1	9.2 / 14.8
13	1	0	9.6 / 15.2

Table 2. EQ Configuration Options for 1200mV Linearity 0 dB DC Gain Setting

#### 7.3.3 Adjustable VOD Linear Range and DC Gain

14

15

16

The CFG1 and CFG2 pins can be used to adjust the TUSB1002 output voltage swing linear range and receiver equalization DC gain. Table 3 details the available options.

R

F

1

10.1 / 15.6

10.4 / 16.0

10.6 / 16.3

For best performance, the TUSB1002 should be operated within its defined VOD linearity range. The gain of the incoming VID should be kept to less than or equal to the TUSB1002 VOD linear range setting. The can be determined by Equation 1:

VID at 5 GHz = VOD x (10  $^{-(Gv/20)}$ )

where

•

Gv = TUSB1002 Gain and VOD = TUSB100 VOD linearity setting.

1

1

1

(1)

For example, for a VOD linearity range setting of 1200 mV, the maximum incoming VID signal at 5 GHz with a CHx\_EQ[1:0] setting of 1 (5.5 dB) is 1200 x (10  $^{-(5.5/20)}$ ) = 637 mVpp. The TUSB1002 can be operated outside its VOD linear range but jitter will be higher.

SETTING #	CFG1 PIN LEVEL	CFG2 PIN LEVEL	CH1 DC GAIN (dB)	CH2 DC GAIN (dB)	CH1 V <sub>OD</sub> LINEAR RANGE (mVpp)	CH2 V <sub>OD</sub> LINEAR RANGE (mVpp)
1	0	0	+1	0	900	900
2	0	R	0	+1	900	900
3	0	F	0	0	900	900
4	0	1	+1	+1	900	900
5	R	0	0	0	1000	1000
6	R	R	+1	0	1000	1000
7	R	F	0	-1	1000	1000
8	R	1	+2	+2	1000	1000
9	F	0	-1	-1	1200	1200
10	F	R	-2	-2	1200	1200
11	F	F	0	0	1200	1200
12	F	1	+1	+1	1200	1200
13	1	0	-1	0	1200	1200
14	1	R	0	-1	1200	1200
15	1	F	0	+1	1200	1200
16	1	1	+1	0	1200	1200

16



www.ti.com.cn



#### 7.3.4 Receiver Detect Control

The SLP\_S0# pin offers system designers the ability to control the TUSB1002 Rx.Detect functionality during Disconnect and U2/U3 states and therefore achieving lower consumption in these states. When the system is in a low power state (Sx where x = 1, 2, 3, 4, or 5), system can assert SLP\_S0# low to disable TUSB1002 receiver detect functionality. While SLP\_S0# is asserted low and USB 3.1 interface is in U3, the TUSB1002 keeps receiver termination active. The TUSB1002 will not respond to any LFPS signaling while in this state. This means that system wake from U3 is not supported while SLP\_S0# is asserted low. If the TUSB1002 is in Disconnect state when SLP\_S0# is asserted low, then TUSB1002 disables both channels receiver termination. When SLP\_S0# is asserted high, the TUSB1002 resumes normal operation of performing far-end receiver termination detection.

#### 7.3.5 USB3.1 Dual Channel Operation (MODE = "F")

The TUSB1002 in dual-channel operation waits for far-end terminations on both channels 1 and 2 before transitioning to fully active state (U0 mode). This mode of operation, defined as MODE pin = 'F', is the most common configuration for USB3.1 Source (DFP) and Sink (UFP) applications.

#### 7.3.6 USB3.1 Single Channel Operation (MODE = "1")

In some applications, like Type-C USB3.1 active cables, only one of the two channels may be active. For this application, setting MODE pin = '1', enables single-channel operation. In this mode of operation, the TUSB1002 attempts far-end termination on both channels 1 and 2. The channel which has a far-end termination detected will be enabled while the remaining channel will be disabled. If far-end termination is detected on both channels, then TUSB1002 behaves in dual channel operation (both channels enabled).

#### 7.3.7 PCIe/SATA/SATA Express Redriver Operation (MODE = "R"; CFG1 = "0"; CFG2 = "0")

The TUSB1002 can be used as a PCI Express (PCIe) Gen3, SATA Gen3, or SATA Express redriver. When TUSB1002's MODE pin = "R", CFG1 pin = "0", and CFG2 pin = "0", the TUSB1002 will enable both channels (upstream and downstream) receiver and transmitter paths upon detecting far-end termination on both TX1 and TX2. Both upstream and downstream paths will remain enabled until EN pin is de-asserted low. All USB3.1 power management functionality is disabled in this mode. In this mode the TUSB1002 is transparent to PCIe link power management (L0s, L1) and SATA interface power states. Once far-end termination is detected on both TX1 and TX2, the TUSB1002 power will be at  $P_{(U0\_SSP\_1200mV)}$  regardless of the PCIe or SATA power state. To save power during system S3/S4/S5 states it is suggested to de-assert the EN pin to conserve power.

### 7.4 Device Functional Modes

#### 7.4.1 Shutdown Mode

The Shutdown mode is entered when EN pin is low and VCC is active and stable. This mode is the lowest power state of the TUSB1002. While in this mode, the TUSB1002 receiver terminations is disabled.

#### 7.4.2 Disconnect Mode

Next to Shutdown Mode, the Disconnect mode is the lowest power state of the TUSB1002. The TUSB1002 enters this mode when exiting Shutdown mode. In this state, the TUSB1002 periodically checks for far-end receiver termination on both SSTX1 and SSTX2. Upon detection of the far-end receiver's termination on both ports, the TUSB1002 transitions to a fully active mode called U0 mode.

When SLP\_S0# is asserted low and the TUSB1002 is in Disconnect mode, the TUSB1002 remains in Disconnect mode and never perform far-end receiver detection. This allows even lower TUSB1002 power consumption while in the Disconnect mode. Once SLP\_S0# is asserted high, the TUSB1002 again starts performing far-end receiver detection so it can know when to exit the Disconnect mode.

### 7.5 U0 Mode

The U0 mode is the highest power state of the TUSB1002. Anytime high-speed traffic (SuperSpeed or SuperSpeedPlus) is being received, the TUSB1002 remains in this mode. The TUSB1002 only exits this mode if electrical idle is detected on both SSRX1 and SSRX2. While in this mode, the TUSB1002 hs speed receivers and transmitters are powered and active.



### 7.6 U1 Mode

The U1 mode is the intermediate mode between U0 mode and U2/U3 mode. In U1 mode, the TUSB1002's receiver termination remains enabled and the TXP/N DC common mode is maintained.

### 7.7 U2/U3 Mode

Next to the disconnect mode, the U2/U3 mode is next lowest power state. While in this mode, the TUSB1002 periodically performs far-end receiver detection. Anytime the far-end receiver termination is not detected on either CH1 or CH2, the TUSB1002 leaves the U2/U3 mode and transition to the Disconnect mode. It also monitors the SSRX1 and SSRX2 for a valid LFPS. Upon detection of a valid LFPS, the TUSB1002 immediately transitions to the U0 mode.

When SLP\_S0# is asserted low and the TUSB1002 is in U2/U3 mode, the TUSB1002 remains in U2/U3 state and never perform far-end receiver detection. While in this state, the TUSB1002 ignores LFPS signaling. This allows even lower TUSB1002 power consumption while in the U2/U3 mode. Once SLP\_S0# is asserted high, the TUSB1002 again starts performing far-end receive as well as monitor LFPS so it can know when to exit the U2/U3 mode.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TUSB1002 is a linear redriver designed specifically to compensation for ISI jitter caused by attenuation through a passive medium like traces and cables. Because the TUSB1002 has two independent channels, it can be optimized to correct ISI in both the upstream and downstream direction through 16 different equalization choices. Placing the TUSB1002 between a USB3.1 Host/device controller and a USB3.1 receptacle can correct signal integrity issues resulting in a more robust system.

# 8.2 Typical USB3.1 Application



Copyright © 2016, Texas Instruments Incorporated

### Figure 17. TUSB1002 in USB3.1 Host Application

### 8.2.1 Design Requirements

For this design example, use the parameters shown in Table 4.

#### **Table 4. Design Parameters**

PARAMETER	VALUE
VCC supply (3 V to 3.6 V)	3.3 V
Mode of Operation (Dual or Half Channel)	MODE = F (Floating) for USB3.1 Dual Channel
TX1, TX2, RX1 A/C coupling Capacitor (75 nF to 265 nF)	100 nF
RX2 A/C coupling Capacitor (297 nF to 363 nF)	Suggest 330 nF ±10%
RX2 pull-down resistors on USB receptacle side of AC capacitor (200K to 242K ohms)	220k
A to B FR4 Length (inches)	8
A to B FR4 Trace Width (mils)	4
C to D FR4 length (inches)	2
C to D FR4 Trace Width (mils)	4
USB3.1 Host Sleep GPIO Support	No (SLP_S0# pin floating)
DC Gain (-2, -1, 0, +1, +2)	0 dB (CFG[2:1] pins floating)
Linear Range (900 mV, 1000 mV, or 1200 mV)	1200 mV (CFG[2:1] pins floating)

Copyright © 2016–2019, Texas Instruments Incorporated



#### 8.2.2 Detailed Design Procedure

The TUSB1002 differential receivers and transmitters have internal BIAS and termination. For this reason, the TUSB1002 must be connected to the USB3.1 host and receptacle through external A/C coupling capacitors. In this example as depicted in Table 4, 100 nF capacitors are placed on TX2P and TX2N, RX1P and RX1N, and TX1P and TX1N. 330 nF A/C coupling capacitors along with 220k resistors are placed on the RX2P and RX2N. Inclusion of these 330nF capacitors and 220k resistors is optional but highly recommended. If not implemented, then RX2P/N should be DC-coupled to the USB receptacle.



Copyright © 2016, Texas Instruments Incorporated

Figure 18. Host Implementation Schematic

The USB3.1 Dual channel operation is used in this example. Mode pin should be left floating (unconnected) when using this mode.

In this example, the USB3.1 Host does not support a GPIO for indicating system Sx state or low power states and therefore the SLP\_S0# pin can be left floating.

The TUSB1002 compensates for channel loss in both the upstream (D to C) and downstream direction (A to B). This is done by configuring the CH1\_EQ[2:1] and CH2\_EQ[2:1] pins to the equalization setting that matches as close possible to the channel insertion loss. In this particular example, CH1\_EQ[2:1] is for path A to B which is the channel between USB3.1 host and the TUSB1002, and CH2\_EQ[2:1] is for path C to D which is the channel between TUSB1002 and the USB3.1 receptacle.

The TUSB1002 supports 5 levels of DC gain that are selected by the CFG[2:1] pins. Typically, the DC gain should be set to 0 dB but may need to be adjusted to correct any one of the following conditions:

- 1. Input V<sub>ID</sub> too high resulting in V<sub>OD</sub> being greater than USB 3.1 defined swing. For this case, a negative DC gain should be used.
- 2. Input  $V_{ID}$  too low resulting in  $V_{OD}$  being less than USB 3.1 defined swing. For this case, a positive DC gain should be used.
- 3. Low frequency discontinuities in the channel resulting in DC component of the signal clipping the vertical eye mask. For this case, a positive DC gain should be used.

It is assumed in this example the incoming  $V_{ID}$  is at the nominal defined USB3.1 range and the channel is linear across frequency. The CFG1 and CFG2 pins can both be left floating if these assumptions are true.



In this particular example, the channel A-B has a trace length of 8 inches with a 4 mil trace width. This particular channel has about 0.83 dB per inch of insertion loss at 5 GHz. This equates to approximately 6.7 dB of loss for the entire 8 inches of trace. An additional 1.5 dB of loss is added due to package of the USB3.1 Host, TUSB1002, and the A/C coupling capacitor. This brings the entire channel loss at 5 GHz to 6.7 dB + 1.5 dB = 8.2 dB. A typical USB 3.1 host/device will have around 3 dB of transmitter de-emphasis. Transmitter de-emphasis pre-compensates for the loss of the output channel. With 3 dB of de-emphasis, the total equalization required by the TUSB1002 is in the 5.2 dB (8.2 dB - 3 dB) range. The channel A-B for this example is connected to TUSB1002's RX1P/N input and therefore CH1\_EQ[2:1] pins are used for adjusting TUSB1002 RX1P/N equalization settings. The CH1\_EQ[2:1] pins should be set such that TUSB1002 equalization is between 5dB and 8dB.

The channel C-D has a trace length of 4 inches with a 4mil trace width. Assuming 0.83 dB per inch of insertion loss, the 4 inch trace will equate to about 3.32 dB of loss at 5 GHz. An additional 2dB of loss needs to be added due to package, A/C coupling capacitor, and the USB 3.1 receptacle. The total loss is around 5.32 dB. Because channel C-D includes a USB 3.1 receptacle, the actual total loss could be much greater than 5.32dB due to the fact that devices plugged into the receptacle will also have loss. The device plugged into receptacle will have either a short or long channel. USB3.1 standard defines total loss limit of 23dB that is distributed as 8.5 dB for Host, 8.5dB for device, and 6.0dB for cable. With variable channel of devices plugged into the USB3.1 receptacle, configuring TUSB1002's RX2P/N equalization settings is not as straight forward as Channel A-B.

Engineer can not set TUSB1002 CH2\_EQ[2:1] pins to the largest equalization setting to accommodate the largest allowed USB3.1 device/cable loss of 14.5 dB. Doing so will result in TUSB1002 operating outside its linear range when a device with short channel is plugged into the receptacle. For this reason, it is recommended to configure TUSB1002 CH2\_EQ[2:1] pins to equalize a shorter device channel. This will result in requiring USB3.1 host to compensate for remaining channel loss for the worse case USB3.1 channel of 14.5 dB. The definition of a short device channel is not specified in USB 3.1 specification. Therefore, an engineer must make their own loss estimate of what constitutes a short device channel. For particular example, we will assume the short channel is around 3 to 5 dB. The device's channel loss will need to be added to estimated Channel C-D loss minus the typical 3db of de-emphasis. This means CH2\_EQ[2:1] pins should be configured to handle a loss of 5 to 7 db.



## 8.2.3 Application Curves

Figure 19. Insertion Loss for 8inch 4 mil FR4 Trace

TEXAS INSTRUMENTS

www.ti.com.cn

# 8.3 Typical SATA, PCIe and SATA Express Application



Figure 20. SATA/PCIe/SATA Express Typical Application

### 8.3.1 Design Requirements

### Table 5. Design Parameters

PARAMETER	VALUE					
VCC supply (3 V to 3.6 V)	3.3 V					
PCIe Support Required (Yes/No)	Yes					
SATA Express Support Required (Yes/No)	Yes					
SATA Support Required (Yes/No)	Yes, then ferrite beads (FB1 and FB2) and 49.9-ohm required. No, then ferrite bead (FB1 and FB2) and 49.9-ohm not required.					
TX1, TX2, RX2 A/C coupling Capacitor (176 nF to 265 nF)	220 nF ±10%					
RX1 A/C coupling Capacitor (297 nF to 363 nF)	Optional. But if implemented suggest 330 nF ±10%					
A to B FR4 Length (inches)	8					
A to B FR4 Trace Width (mils)	4					
C to D FR4 length (inches)	2					
C to D FR4 Trace Width (mils)	4					
USB3.1 Host Sleep GPIO Support	This feature not supported when MODE = "R", CFG1 = "0", and CFG2 = "0".					
DC Gain (-2, -1, 0, +1, +2)	Not configurable when MODE = "R", CFG1 = "0", and CFG2 = "0". Will always default to 0 dB					
Linear Range (900 mV, 1000 mV, or 1200 mV)	Not configurable when MODE = "R", CFG1 = "0", and CFG2 = "0". Will always default to 1200mV					

### 8.3.2 Detailed Design Procedure

The MODE pin = "R", CFG1 = "0", and CFG2 = "0" will place the TUSB1002 into PCIe mode. In this mode, the TUSB1002 will have its DC gain fixed at 0dB and its linearity range fixed at 1200mV. The TUSB1002 will perform far-end receiver termination detection and enable both upstream and downstream paths when far-end termination is detected on both TX1 and TX2.

The AC coupling capacitor range defined for a SATA device is a lot smaller than the AC-coupling capacitor range defined for SATA Express and PCI Express (PCIe) as indicated by Figure 21. The AC-coupling capacitor range defined for SATA Express and PCI Express is within the same range as the AC-coupling capacitor range defined by USB 3.1. The TUSB1002 will be able to detect PCIe and SATA Express device's receiver termination. But the SATA's 12nF (max) AC-coupling capacitor will prevent TUSB1002 from detecting the SATA device's receiver termination. To correct this problem, a ferrite bead along with 49.9 ohm resistor must be placed between  $C_{TX2}$  and miniCard/mSATA socket. These components can be isolated from the high-speed channel when PCIe or



SATA Express is active by using an NFET as shown in Figure 22. The NFET should be enabled whenever a SATA device is present. The ferrite bead chosen must present at least 600 ohms impedance at 100MHz so as to not impact high-speed signalling. It is recommended to use Murata BLM03AG601SN1 or BLM03HD601SN1D or a ferrite bead with similar characteristics from a different vendor. For applications which only require support for PCIe and SATA Express and do not need to support SATA, the ferrite beads and 49.9 ohm resistors are not needed.



Copyright © 2017, Texas Instruments Incorporated

#### Figure 21. AC-Coupling capacitor Implementation for SATA, SATA Express, and PCIe Devices

The TUSB1002's power will be at  $P_{(U0\_SSP\_1200mV)}$  when both its upstream and downstream paths are enabled. In order to save system power in system S3/S4/S5 states, it is suggested to control TUSB1002's EN pin. Anytime the system enters a low power state (S3, S4, or S5), it is suggested to de-assert the EN pin. While EN pin is de-asserted, the TUSB1002 will consume  $P_{(SHUTDOWN)}$ . Assertion of this pin is necessary anytime the system exits a lower power state.

The TUSB1002 compensates for channel loss in both the upstream (C to D) and downstream direction (A to B). This is done by configuring the CH1\_EQ[2:1] and CH2\_EQ[2:1] pins to the equalization setting that matches as close possible to the channel insertion loss. In this particular example, CH2\_EQ[2:1] is for path A to B which is the channel between PCIe/SATA/SATA Express host and the TUSB1002, and CH1\_EQ[2:1] is for path C to D which is the channel between TUSB1002 and the miniCard/mSATA socket.

In this particular example, the channel A-B has a trace length of 8 inches with a 4 mil trace width. This particular channel has about 0.83 dB per inch of insertion loss at 5 GHz. This equates to approximately 6.7 dB of loss for the entire 8 inches of trace as depicted in Figure 19. An additional 1.5 dB of loss is added due to package of the PCIe/SATA/SATA Express Host, TUSB1002, and the A/C coupling capacitor. This brings the entire channel loss at 5 GHz to 6.7 dB + 1.5 dB = 8.2 dB. The channel A-B for this example is connected to TUSB1002 RX2P/N input and therefore CH2\_EQ[2:1] pins are used for adjusting TUSB1002 RX2P/N equalization settings. The CH2\_EQ[2:1] pins should be set such that TUSB1002 equalization is between 5dB and 8dB. A value closer to 5 dB maybe best if Host has transmitter de-emphasis.

A similar method should be used for the upstream path (C to D). In this particular example, C to D has a trace length of 2 inches with a 4-mil trace width. This equates to approximately 1.5 dB at 5 GHz. The SATA/SATA Express/PCIe device will have its own channel loss. This loss can be added to the C to D channel loss. For this example, we will assume a value of 5dB is acceptable to compensate for C to D channel loss as well as loss associated with the SATA/SATA Express/PCIe device. The CH1\_EQ[2:1] pins should be set such that TUSB1002 equalization is 5dB.

TUSB1002 ZHCSF18E – MAY 2016 – REVISED MAY 2019



www.ti.com.cn



Figure 22. Example SATA/PCIe/SATA Express Schematic



#### 8.3.3 Application Curves



# 9 Power Supply Recommendations

The TUSB1002 has two V<sub>CC</sub> supply pins. It is recommended to place a 100 nF de-coupling capacitor near each of the V<sub>CC</sub> pins. It is also recommended to have at least one bulk capacitor of at least 10  $\mu$ F on the V<sub>CC</sub> plane near the TUSB1002.

# 10 Layout

### **10.1 Layout Guidelines**

- RXP/N and TXP/N pairs should be routed with controlled 90-Ω differential impedance (±15%).
- Keep away from other high speed signals.
- Intra-pair routing should be kept to within 2 mils.
- Length matching should be near the location of mismatch
- Each pair should be separated at least by 3 times the signal trace width.
- The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This minimizes any length mismatch causes by the bends; ad therefore, minimize the impact bends have on EMI.
- Route all differential pairs on the same of layer.
- The number of VIAS should be kept to a minimum. It is recommended to keep the VIAS count to 2 or less.
- Keep traces on layers adjacent to ground plane.
- Do NOT route differential pairs over any plane split.
- Adding Test points causes impedance discontinuity; and therefore, negatively impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes a stub on the differential pair.

TEXAS INSTRUMENTS

www.ti.com.cn

### 10.2 Layout Example

## **Example 4 layer PCB Stackup**

	_
Top Layer 1 (Signal)	
Inner Layer 2 (GND)	
Inner Layer 3 (VCC)	
Bottom Layer 4 (Signal)	



Figure 25. Example Layout



# 11 器件和文档支持

## 11.1 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.2 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TUSB1002RGER	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TUSB 1002	Samples
TUSB1002RGET	ACTIVE	VQFN	RGE	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TUSB 1002	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

28-Sep-2021

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB1002RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TUSB1002RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

16-May-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB1002RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TUSB1002RGET	VQFN	RGE	24	250	210.0	185.0	35.0

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



# **RGE0024H**

# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **RGE0024H**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# **RGE0024H**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司