www.ti.com

SNLS330J - MAY 2010 - REVISED JANUARY 2014

# DS92LX2121/DS92LX2122 10 - 50 MHz DC-Balanced Channel Link III Bi-Directional Control Serializer and Deserializer

Check for Samples: DS92LX2121, DS92LX2122

#### **FEATURES**

#### General

- Up to 1050 Mbits/sec Data Throughput
- 10 MHz to 50 MHz Input Clock Support
- Supports 18-bit Color Depth (RGB666 + HS, VS, DE)
- Embedded Clock with DC Balanced Coding to Support AC-Coupled Interconnects
- Capable to Drive up to 10 Meters Shielded Twisted-Pair
- Bi-Directional Control Interface Channel with I<sup>2</sup>C Support
- I<sup>2</sup>C Interface for Device Configuration.
   Single-Pin ID Addressing
- Up to 4 GPI on DES and GPO on SER
- AT-SPEED BIST Diagnosis Feature to Validate Link Integrity
- Individual Power-Down Controls for both SER and DES
- User-Selectable Clock Edge for Parallel Data on both SER and DES
- Integrated Termination Resistors
- 1.8V- or 3.3V-Compatible Parallel Bus Interface
- Single Power Supply at 1.8V
- IEC 61000-4-2 ESD Compliant
- Temperature Range −40°C to +85°C
- DESERIALIZER DS92LX2122
  - No Reference Clock Required on Deserializer
  - Programmable Receive Equalization
  - LOCK Output Reporting Pin to Ensure
  - EMI/EMC Mitigation
    - Programmable Spread Spectrum (SSCG)
       Outputs
    - Receiver Output Drive Strength Control (RDS)
    - Receiver Staggered Outputs

#### **APPLICATIONS**

- Industrial Displays, Touch Screens
- Medical Imaging

#### DESCRIPTION

The DS92LX2121/DS92LX2122 chipset offers a Channel Link III interface with a high-speed forward channel and a full-duplex control channel for data transmission over a single differential pair. The DS92LX2121/DS92LX2122 incorporates differential signaling on both the high-speed and bi-directional back channel control data paths. The Serializer/ Deserializer pair is targeted for direct connections between graphics host controller and displays modules. This chipset is ideally suited for driving video data to displays requiring 18-bit color depth (RGB666 + HS, VS, and DE) along with a bidirectional back channel control bus. The primary transport converts 21 bit data over a single highspeed serial stream, along with a separate low latency bi-directional back channel transport that accepts control information from an I2C port. Using TI's embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical bi-directional back channel control information in both directions. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce cable width, connector size and pins.

In addition, the Deserializer provides input equalization to compensate for loss from the media over longer distances. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects.

A sleep function provides a power-savings mode when the high speed forward channel and embedded bi-directional control channel are not needed.


The Serializer is offered in a 40-pin lead in WQFN and Deserializer is offered in a 48-pin WQFN packages.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **Typical Application Diagram**



# **Block Diagrams**




Figure 1. Block Diagram




Figure 2. Application Block Diagram



# DS92LX2121 Pin Diagram




Figure 3. Serializer - DS92LX2121 40-Pin WQFN (RTA Package)

# **DS92LX2121 Serializer PIN DESCRIPTIONS**

Pin Name	Pin No.	I/O, Type	Description				
LVCMOS PARA	LVCMOS PARALLEL INTERFACE						
DIN[20:0]	5, 4, 3, 2, 1, 40, 39, 38, 37, 36, 35, 33, 32, 30, 29, 28, 27, 26, 25, 24, 23	Inputs, LVCMOS w/ pull down	Parallel data inputs.				
PCLK	6	Input, LVCMOS w/ pull down	Pixel Clock Input Pin. Strobe edge set by TRFB configuration.				
GENERAL PUR	RPOSE OUTPUT (G	PO)					
GPO[3:0]	22, 21, 20, 19	Output, LVCMOS	General-purpose pins individually configured as outputs; which are used to control and respond to various commands.				
SERIAL CONTI	ROL BUS - I <sup>2</sup> C CON	<b>IPATIBLE</b>					
SCL	7	Input/Output, Open Drain	Clock line for the serial control bus communication SCL requires an external pull-up resistor to V <sub>DDIO</sub> .				
SDA	8	Input/Output, Open Drain	Data line for the serial control bus communication SDA requires an external pull-up resistor to V <sub>DDIO</sub> .				
M/S	12	Input, LVCMOS w/ pull down	I <sup>2</sup> C Mode Select M/S = L, Master mode (default); device generates and drives the SCL clock line. Device is connected to a slave peripheral on the bus. (Serializer initially starts up in Standby mode and is enabled through remote wakeup by the Deserializer) M/S = H, Slave; device accepts SCL clock input				
CAD	9	Input, analog	Continuous Address Decoder Input pin to select the Slave Device Address. Input is connect to external resistor divider to programmable Device ID address (see Serial Control Bus Connection).				



## DS92LX2121 Serializer PIN DESCRIPTIONS (continued)

Pin Name	Pin No.	I/O, Type	Description
CONTROL AND	CONFIGURATIO	N	
PDB	13	Input, LVCMOS w/ pull down	Power down Mode Input Pin. PDB = H, Transmitter is enabled and is ON. PDB = L, Transmitter is in Sleep (Power Down). When the transmitter is in the SLEEP state, the PLL is shutdown, and IDD is minimized.
RES	10, 11	Input, LVCMOS w/ pull down	Reserved. This pin MUST be tied LOW.
Channel Link III	INTERFACE	•	
DOUT+	17	Input/Output, CML	Non-inverting differential output, back-channel input.
DOUT-	16	Input/Output, CML	Inverting differential output, back-channel input.
Power and Groun	nd		
VDDPLL	14	Power, Analog	PLL Power, 1.8V ±5%
VDDT	15	Power, Analog	Tx Analog Power, 1.8V ±5%
VDDCML	18	Power, Analog	LVDS & BC Dr Power, 1.8V ±5%
VDDD	34	Power, Digital	Digital Power, 1.8V ±5%
VDDIO	31	Power, Digital	Power for input stage, The single-ended inputs are powered from V <sub>DDIO</sub> .
VSS	DAP	Ground, DAP	DAP must be grounded. Connect to the ground plane (GND) with at least 16 vias.

# DS92LX2122 Pin Diagram

# **Top View**




Figure 4. Deserializer - DS92LX2122 48-Pin WQFN (RHS Package)





# **DS92LX2122 Deserializer PIN DESCRIPTIONS**

	D592LX2122 Deserializer PIN DESCRIPTIONS					
Pin Name	Pin No.	I/O, Type	Description			
LVCMOS PARA	ALLEL INTERFACI	<b>E</b>				
ROUT[20:0]	5, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 18, 19, 21, 22, 23, 24, 25, 26, 27, 28	Outputs, LVCMOS	Parallel data outputs.			
PCLK	4	Output, LVCMOS	Pixel Clock Output Pin. Strobe edge set by RFB configuration. In SLEEP, outputs are controlled by the OSS_SEL.			
General Purpos	e Input (GPI)					
GPI[3:0]	30, 31, 32, 33	Input, Digital	General-purpose pins individually configured as inputs; which are used to control and respond to various commands.			
SERIAL CONTI	ROL BUS - I <sup>2</sup> C CO	MPATIBLE				
SCL	2	Input/Output, Open Drain	Clock line for the serial control bus communication SCL requires an external pull-up resistor to V <sub>DDIO</sub> .			
SDA	1	Input/Output, Open Drain	Data line for serial control bus communication SDA requires an external pull-up resistor to V <sub>DDIO</sub> .			
			I <sup>2</sup> C Mode Select			
M/S	47	Input, LVCMOS w/	M/S = L, Master; device generates and drives the SCL clock line. Device is connected to slave peripheral on teh bus.			
		pull up	M/S = H, Slave (default); device accepts SCL clock input and is attached to an $I^2C$ controller master on the bus. Slave mode does not generate the SCL clock, but uses the clock generated by teh Master for teh data transfer.			
			Continuous Address Decoder			
CAD	48	Input, analog	Input pin to select the Slave Device Address.			
		mp m, emanag	Input is connect to external resistor divider to programmable Device ID address (see Serial Control Bus Connection)			
CONTROL AND	CONFIGURATIO	N				
			Power down Mode Input Pin.			
PDB	35	Input, LVCMOS w/ pull down	PDB = H, Receiver is enabled and is ON.			
			PDB = L, Receiver is in Sleep (Power down mode). When the Receiver is in the SLEEP state, the LVCMOS Outputs are in TRI-STATE, the PLL is shutdown and IDD is minimized.			
			LOCK Status Output Pin.			
LOCK	34	Output, LVCMOS	LOCK = H, PLL is Locked, outputs are active			
	-		LOCK = L, PLL is unlocked, ROUT and PCLK output states are controlled by OSS_SEL. May be used as Link Status.			
			Reserved.			
RES	38, 39, 43, 46	-	Pin 43: Leave pin open. Pin 46: This pin MUST be tied LOW.			
			Pins 38, 39: Route to test point as differential pair or leave open if unused.			
BIST MODE	1					
		Input, LVCMOS w/	BIST Enable Pin.			
BISTEN	44	pull down	BISTEN = H, BIST Mode is enabled.			
			BISTEN = L, BIST Mode is disabled.			
			PASS Output Pin for BIST mode.			
PASS	37	Output, LVCMOS	PASS = H, ERROR FREE Transmission			
			PASS = L, one or more errors were detected in the received payload.			
Channel Link	I INTEREACE		Leave Open if unused. Route to test point (pad) recommended.			
Channel Link I	INTERFACE		Non-inverting differential input head shapped output The interest worth			
RIN+	41	Input/Output, CML	Non-inverting differential input, back channel output. The interconnect must be AC coupled with a 0.1µF capacitor.			
RIN-	42	Input/Output, CML	Inverting differential input, back channel output. The interconnect must be AC coupled with a 0.1 $\mu$ F capacitor.			



#### DS92LX2122 Deserializer PIN DESCRIPTIONS (continued)

Pin Name	Pin No.	I/O, Type	Description
POWER AND G	ROUND	1	
VDDSSCG	3	Digital Power	SSCG Power, 1.8V ±5% Power supply must be connect regardless if SSCG function is in operation
VDDOR1/2/3	29, 20, 7	Digital Power	TTL Output Buffer Power, The single-ended outputs and control input are powered from V <sub>DDIO</sub> . V <sub>DDIO</sub> can be connected to a 1.8V ±5% or 3.3V ±10%
VDDD	17	Digital Power	Digital Core Power, 1.8V ±5%
VDDR	36	Analog Power	Rx Analog Power, 1.8V ±5%
VDDCML	40	Analog Power	Bi-directional Channel Driver Power, 1.8V ±5%
VDDPLL	45	Analog Power	PLL Power, 1.8V ±5%
VSS	DAP	Ground, DAP	DAP must be grounded. Connect to the ground plane (GND) with at least 16 vias.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

Supply Voltage ( V <sub>DD1V8</sub> )	−0.3V to +2.5V
Supply Voltage (V <sub>DD3V3</sub> )	-0.3V to +4.0V
LVCMOS Input Voltage (V <sub>DD1V8</sub> )	-0.3V to +(V <sub>DD1V8</sub> + 0.3V)
LVCMOS Input Voltage (V <sub>DD3V3</sub> )	-0.3V to +(V <sub>DD3V3</sub> + 0.3V)
LVCMOS Output Voltage (V <sub>DD</sub> )	$-0.3V$ to $+(V_{DD} + 0.3V)$
CML Receiver Input Voltage (V <sub>DD1V8</sub> )	-0.3V to (V <sub>DD1V8</sub> + 0.3V)
CML Driver Output Voltage (V <sub>DD1V8</sub> )	-0.3V to (V <sub>DD1V8</sub> + 0.3V)
Junction Temperature	+150°C
Storage Temperature	−65°C to +150°C
Maximum Package Power Dissipation Capacity	1/θ <sub>JA</sub> °C/W above +25°
Package Derating: DS92LX2121 40L WQFN	
θ <sub>JA</sub> (based on 16 thermal vias)	30.7 °C/W
θ <sub>JC</sub> (based on 16 thermal vias)	6.8 °C/W
DS92LX2122 48L WQFN	
θ <sub>JA</sub> (based on 16 thermal vias)	26.9 °C/W
θ <sub>JC</sub> (based on 16 thermal vias)	4.4 °C/W
ESD Rating (IEC61000-4-2)	$R_D = 330\Omega, C_S = 150 \text{ pF}$
Air Discharge (DOUT+, DOUT-, RIN+, RIN-)	≥±25 kV
Contact Discharge (DOUT+, DOUT-, RIN+, RIN-)	≥±10 kV
ESD Rating (HBM)	≥±8 kV

<sup>(1) &</sup>quot;Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional; the device should not be operated beyond such conditions.

# **Recommended Operating Conditions**

	Min	Nom	Max	Units
V <sub>DD</sub> (1.8V)	1.71	1.8	1.89	V
V <sub>DDIO</sub> (1.8V Mode)	1.71	1.8	1.89	V
V <sub>DDIO</sub> (3.3V Mode)	3	3.3	3.6	V

Submit Documentation Feedback

Copyright © 2010–2014, Texas Instruments Incorporated

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.



## **Recommended Operating Conditions (continued)**

	Min	Nom	Max	Units
Supply Noise (1)				
V <sub>DDn</sub> (1.8 V)			25	mV <sub>P-P</sub>
V <sub>DDIO</sub> (1.8 V)			25	mV <sub>P-P</sub>
V <sub>DDIO</sub> (3.3 V)			50	mV <sub>P-P</sub>
Operating Free Air Temperature (T <sub>A</sub> )	-40	25	85	°C
Input Clock Rate	10		50	MHz

<sup>(1)</sup> Supply noise testing was done with minimum capacitors (as shown on Figures 35, 36) on the PCB. A sinusoidal signal is AC coupled to the V<sub>DDn</sub> (1.8V) supply with amplitude = 25 mVp-p measured at the device V<sub>DDn</sub> pins. Bit error rate testing of input to the Ser and output of the Des with 10 meter cable shows no error when the noise frequency on the Ser is less than 1 MHz. The Des on the other hand shows no error when the noise frequency is less than 750 kHz.

# Serializer Electrical Characteristics (1)(2)(3)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
LVCMOS DO	SPECIFICATIONS 3.3V I/O (TX INF	PUTS, RX OUTPUTS, G	PIO, CONTROL	INPUTS AND O	UTPUTS)		
V <sub>IH</sub>	High Level Input Voltage	VIN = 3.0V to 3.6V		2.0		V <sub>IN</sub>	V
V <sub>IL</sub>	Low Level Input Voltage	VIN = 3.0V to 3.6V		GND		0.8	V
I <sub>IN</sub>	Input Current	VIN = 0V or 3.6V VIN = 3.0V to 3.6V		-20	±1	+20	μA
V <sub>OH</sub>	High Level Output Voltage	$V_{DDIO} = 3.0V \text{ to}  3.6V$		2.4		V <sub>DDIO</sub>	V
V <sub>OL</sub>	Low Level Output Voltage	$V_{DDIO} = 3.0V$ to $3.6V$ $I_{OH} = +4mA$		GND		0.4	V
			Serializer GPO Outputs		-24		
I <sub>OS</sub>	Output Short Circuit Current	V <sub>OUT</sub> = 0V	Deserializer LVCMOS Outputs		-39		mA
I <sub>OZ</sub>	TRI-STATE Output Current	RPWDNB = 0V, V <sub>OUT</sub> = 0V or V <sub>DD</sub>	Register Address (OSS_SEL = 0)	-20	±1	+20	μА
LVCMOS DO	SPECIFICATIONS 1.8V I/O (TX INF	PUTS, RX OUTPUTS, G	PIO, CONTROL	INPUTS AND O	UTPUTS)	Ш	
V <sub>IH</sub>	High Level Input Voltage	V <sub>IN</sub> = 1.71V to 1.89V		0.65 V <sub>IN</sub>		V <sub>IN</sub> + 0.3	
V <sub>IL</sub>	Low Level Input Voltage	V <sub>IN</sub> = 1.71V to 1.89V		GND		0.35 V <sub>IN</sub>	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or 1.89V V <sub>IN</sub> = 1.71V to 1.89V		-20	±1	+20	μΑ
V <sub>OH</sub>	High Level Output Voltage	V <sub>DDIO</sub> = 1.71V to 1.89V I <sub>OH</sub> = -4mA		V <sub>DDIO</sub> - 0.45		V <sub>DDIO</sub>	V
V <sub>OL</sub>	Low Level Output Voltage	$V_{DDIO} = 1.71V \text{ to}$ 1.89V $I_{OL} = +4 \text{ mA}$		GND		0.45	V

<sup>(1)</sup> The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Copyright © 2010–2014, Texas Instruments Incorporated

<sup>(2)</sup> Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

<sup>(3)</sup> Typical values represent most likely parametric norms at 1.8V or 3.3V, T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.



# Serializer Electrical Characteristics (1)(2)(3) (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
			Serializer GPO Outputs		-11		
l <sub>os</sub>	Output Short Circuit Current  TRI-STATE Output Current  DRIVER DC SPECIFICATIONS (DOUT+, Double) Output Differential Voltage Output Differential Voltage Unbalance Output Differential Offset Voltage Output Short Circuit Current  Differential Internal Termination Resistance  L RECEIVER DC SPECIFICATIONS (RIN+, R Differential Threshold High Voltage Differential Threshold Low Voltage Differential Input Voltage Range Input Current  Differential Internal Termination Resistance  C/DES SUPPLY CURRENT *DIGITAL, PLL, DANALOG VDDS  Serializer (Tx)	$V_{OUT} = 0V^{(4)}$	Deserializer LVCMOS Outputs		-20		mA
I <sub>OZ</sub>	TRI-STATE Output Current	RPWDNB = 0V, V <sub>OUT</sub> = 0V or V <sub>DD</sub>	Register Address (OSS_SEL = 0)	-20	±1	+20	μA
CML DRIVE	R DC SPECIFICATIONS (DOUT+, DOU	T-)					
V <sub>OD</sub>	Output Differential Voltage	$R_T = 100\Omega$ (SeeFigure 9)		268	340	412	mV
$\Delta V_{OD}$	Output Differential Voltage Unbalance	$R_L = 100\Omega$			1	50	mV
V <sub>OS</sub>	Output Differential Offset Voltage	$R_L = 100\Omega$ (See Figure 9)		V <sub>DD (MIN)</sub> - V <sub>OD</sub> (MAX)	$V_{DD}$ - $V_{OD}$	V <sub>DD (MAX)</sub> - V <sub>OD (MIN)</sub>	V
$\Delta V_{OS}$	Offset Voltage Unbalance	RL = 100Ω			1	50	mV
los	Output Short Circuit Current	DOUT+/- = 0V, PDB = L or H <sup>(4)</sup>			-27		mA
R <sub>T</sub>		Differential across DOUT+ and DOUT-		80	100	120	Ω
CML RECEI	VER DC SPECIFICATIONS (RIN+, RIN-	•)					
$V_{TH}$	Differential Threshold High Voltage	V <sub>CM</sub> = 1.2V				+90	mV
$V_{TL}$	Differential Threshold Low Voltage	VCM - 1.2 V		-90			111 V
V <sub>IN</sub>	Differential Input Voltage Range	RIN+ - RIN-		180			mV
I <sub>IN</sub>	Input Current	$V_{IN} = V_{DD}$ or 0 V, $V_{DD} = 1.89$ V		-20	±1	+20	μΑ
R <sub>T</sub>		Differential across RIN+ and RIN-		80	100	120	Ω
I <sub>DDT</sub>	Total Supply Current Mode (includes	RT = 100Ω WORST CASE pattern (See Figure 6)	V <sub>DDn</sub> = 1.89 V f = 50 MHz		62	90	mA
	load current)	$RT = 100\Omega$ RANDOM pattern	Default Registers		55		
Indiat	Serializer (Tx) VDDIO Supply Current (includes load current)  RT = 100Ω WORST CAS pattern (See Figure 6)	WORST CASE	V <sub>DDIO</sub> = 1.89 V PCLK = 50 MHz Default Registers		2	5	mA
22.01			V <sub>DDIO</sub> = 3.6 V PCLK = 50 MHz Default Registers		7	15	
I <sub>DDTZ</sub>		DDD 01/ 1//	V <sub>DD</sub> = 1.89 V		370	775	
I <sub>DDIOTZ</sub>	Serializer (Tx) Supply Current Power-down	PDB = 0V; All other LVCMOS Inputs = 0V	V <sub>DDIO</sub> = 1.89 V		55	125	μΑ
		,	$V_{DDIO} = 3.6 \text{ V}$		65	135	

<sup>(4)</sup> Specification is ensured by characterization and is not tested in production.



# Serializer Electrical Characteristics<sup>(1)(2)(3)</sup> (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units
I <sub>DDR</sub>	Deserializer (Rx) VDDn Supply Current (includes load	V <sub>DDn</sub> = 1.89V CL = 8pF WORST CASE Pattern (See Figure 6)	PCLK = 50 MHz SSCG[3:0] = ON Default Registers		60	96	mA
	current)	V <sub>DDn</sub> = 1.89V CL = 8pF RANDOM Pattern	PCLK = 50 MHz Default Registers		53		
	Deserializer (Rx)	V <sub>DDIO</sub> = 1.89 V CL = 8pF WORST CASE Pattern (See Figure 6)	PCLK = 50 MHz Default Registers		21	32	
IDDIOR	VDDIO Supply Current (includes load current)	CL = 8pF	49	83	- mA		
	Deserializer (Rx) Supply Current Power-down	PDB = 0V; All	V <sub>DDn</sub> = 1.89		42	400	
I <sub>DDRZ</sub>		other LVCMOS Inputs = 0V	V <sub>DDIO</sub> = 1.89 V		8	40	μΑ
I <sub>DDIORZ</sub>			V <sub>DDIO</sub> = 3.6 V		350	800	

# Serializer Electrical Characteristics Recommended Serializer Timing for PCLK<sup>(1)(2)(3)</sup>

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>TCP</sub>	Transmit Clock Period		20	Т	100	ns
t <sub>TCIH</sub>	Transmit Clock Input High Time	10 MHz – 50 MHz	0.4T	0.5T	0.6T	ns
t <sub>TCIL</sub>	Transmit Clock Input Low Time	10 MHZ – 50 MHZ (4)	0.4T	0.5T	0.6T	ns
t <sub>CLKT</sub>	PCLK Input Transition Time		0.5		3	ns
tosc	Internal oscillator clock source			25		MHz

<sup>(1)</sup> The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

(4) Specification is ensured by characterization and is not tested in production.

<sup>(2)</sup> Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.

<sup>(3)</sup> Typical values represent most likely parametric norms at 1.8V or 3.3V, T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.



# Serializer Electrical Characteristics Serializer Switching Characteristics (1)(2)(3)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>LHT</sub>	CML Low-to-High Transition Time	$R_L = 100\Omega$ (Figure 7)		150	330	ps
t <sub>HLT</sub>	CML High-to-Low Transition Time	$R_L = 100\Omega$ (Figure 7)		150	330	ps
t <sub>DIS</sub>	Data Input Setup to PCLK	Carialinas Data Innuta (Figure 42)	2.0			ns
t <sub>DIH</sub>	Data Input Hold from PCLK	Serializer Data Inputs (Figure 13)	2.0			ns
t <sub>PLD</sub>	Serializer PLL Lock Time	$R_L = 100\Omega$		1	2	ms
t <sub>SD</sub>	Serializer Delay	RT = 100Ω f = 10-50 MHz Reg Address 0x03h b[0] (TRFB = 1) (Figure 15)	6.386T + 5	6.386T + 12	6.386T + 19.7	ns
t <sub>JIND</sub>	Serializer Output Deterministic Jitter	Serializer output intrinsic deterministic jitter . Measured (cycle-cycle) with PRBS-7 test pattern PCLK = 50 MHz		0.13		UI
t <sub>JINR</sub>	Serializer Output Random Jitter	Serializer output intrinsic random jitter (cycle-cycle). Alternating-1,0 pattern. PCLK = 50 MHz		0.04		UI
t <sub>JINT</sub>	Peak-to-peak Serializer Output Jitter	Serializer output peak-to-peak jitter includes deterministic jitter, random jitter, and jitter transfer from serializer input. Measured (cycle-cycle) with PRBS-7 test pattern. PCLK = 50MHz		0.396		UI
λ <sub>STXBW</sub>	Serializer Jitter Transfer Function -3 dB Bandwidth	PCLK = 50 MHz Default Registers		1.90		MHz
δ <sub>STX</sub>	Serializer Jitter Transfer Function (Peaking	PCLK = 50 MHz Default Registers		0.944		dB
δ <sub>STXf</sub>	Serializer Jitter Transfer Function (Peaking Frequency)	PCLK = 50 MHz Default Registers		500		kHz

- (1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.
- (2) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.
- (3) Typical values represent most likely parametric norms at 1.8V or 3.3V, T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

# Serializer Electrical Characteristics Deserializer Switching Characteristics (1)(2)(3)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units
t <sub>RCP</sub>	Receiver Output Clock Period	$t_{RCP} = t_{TCP}$	PCLK	20	Т	100	ns
t <sub>PDC</sub>	PCLK Duty Cycle		PCLK	45	50	55	%
t <sub>CLH</sub>	LVCMOS Low-to-High Transition Time	V <sub>DDIO</sub> : 1.71 V to 1.89 V or 3.0 V to 3.6 V,	Deserializer PCLK	1.3	2.0	2.8	
t <sub>CHL</sub>	LVCMOS High-to-Low Transition Time	CL = 8pF (lumped load) Default Registers (Figure 16) (4)	Output	1.3	2.0	2.8	ns

- (1) The Electrical Characteristics tables list ensured specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not quaranteed.
- (2) Current into device pins is defined as positive. Current out of a device pin is defined as negative. Voltages are referenced to ground except VOD, ΔVOD, VTH and VTL which are differential voltages.
- (3) Typical values represent most likely parametric norms at 1.8V or 3.3V, T<sub>A</sub> = +25°C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.
- (4) Specification is ensured by design and is not tested in production.



# Serializer Electrical Characteristics Deserializer Switching Characteristics (1)(2)(3) (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Pin/Freq.	Min	Тур	Max	Units	
t <sub>CLH</sub>	LVCMOS Low-to-High Transition Time	V <sub>DDIO</sub> : 1.71 V to 1.89 V or 3.0 V to 3.6 V,	Deserializer Data	1.6	2.4	3.3		
t <sub>CHL</sub>	LVCMOS High-to-Low Transition Time	CL = 8pF (lumped load) Default Registers (Figure 17) (4)	Outputs	1.6	2.4	3.3	ns	
t <sub>ROS</sub>	ROUT Setup Data to PCLK	V <sub>DDIO</sub> : 1.71 V to 1.89 V		0.38	0.5			
t <sub>ROH</sub>	ROUT Hold Data to PCLK	or 3.0 V to 3.6 V, CL = 8pF (lumped load) Default Registers	Deserializer Data Outputs	0.38T	0.5T		Т	
t <sub>DD</sub>	Deserializer Delay	Default Registers Register 0x03h b[0] (RRFB = 1) Figure 18	10 MHz - 50 MHz	4.571T + 8	4.571T + 12	4.571T + 16	ns	
t <sub>DDLT</sub>	Deserializer Data Lock Time	(5)	10 MHz - 50 MHz			10	ms	
t <sub>RJIT</sub>	Receiver Input Jitter Tolerance		<sup>(6)(7)</sup> 50 MHz		0.53		UI	
		PCLK	10 MHz		300	550		
t <sub>DCJ</sub>	Deserializer Clock Jitter	SSCG[3:0] = OFF	50 MHz		120	250	ps	
		PCLK	10 MHz		425	600		
t <sub>DPJ</sub>	Deserializer Period Jitter	SSCG[3:0] = OFF	50 MHz		320	480	ps	
	Deserializer Cycle-to-Cycle Clock	PCLK	10 MHz		320	500		
t <sub>DCCJ</sub>	Jitter	SSCG[3:0] = OFF	50 MHz		300	500	ps	
$f_{DEV}$	Spread Spectrum Clocking Deviation Frequency	LVCMOS Output Bus	20 MHz - 50 MHz		±0.5% to ±2.0%		%	
f <sub>MOD</sub>	Spread Spectrum Clocking Modulation Frequency	SSC[3:0] = ON Figure 20	20 MHz - 50 MHz		9 kHz to 66 kHz		kHz	

- (5) t<sub>PLD</sub> and t<sub>DDLT</sub> is the time required by the serializer and deserializer to obtain lock when exiting power-down state with an active PCLK.
- (6) UI Unit Interval is equivalent to one ideal serialized data bit width. The UI scales with PCLK frequency.
- (7) t<sub>RJIT</sub> max (0.61UI) is limited by instrumentation and actual t<sub>RJIT</sub> of in-band jitter at low frequency (<2 MHz) is greater 1 UI.
- 8) t<sub>DCJ</sub> is the maximum amount of jitter measured over 30,000 samples based on Time Interval Error (TIE).
- (9) Specification is ensured by characterization and is not tested in production.
- (10) t<sub>DPJ</sub> is the maximum amount the period is allowed to deviate measured over 30,000 samples.
- (11) t<sub>DCCJ</sub> is the maximum amount of jitter between adjacent clock cycles measured over 30,000 samples.

# Bi-Directional Control Bus AC Timing Specifications (SCL, SDA) - I<sup>2</sup>C Compliant (Figure 5)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
RECOMM	IENDED INPUT TIMING REQUIREMENTS	S <sup>(1)</sup>				
f <sub>SCL</sub>	SCL Clock Frequency	f <sub>SCL</sub> = 100 kHz	>0		100	kHz
$f_{LOW}$	SCL Low Period		4.7			μs
f <sub>HIGH</sub>	SCL High Period		4.0			μs
t <sub>HD:STA</sub>	Hold time for a start or a repeated start condition		4.0			μs
t <sub>SU:STA</sub>	Set Up time for a start or a repeated start condition		4.7			μs
t <sub>HD:DAT</sub>	Data Hold Time		0		3.45	μs
t <sub>SU:DAT</sub>	Data Set Up Time		250			ns
t <sub>SU:STO</sub>	Set Up Time for STOP Condition,		4.0			μs
t <sub>r</sub>	SCL & SDA Rise Time				1000	ns
t <sub>f</sub>	SCL & SDA Fall Time				300	ns
C <sub>b</sub>	Capacitive load for bus				400	pF

(1) Recommended Input Timing Requirements are input specifications and not tested in production.



# Bi-Directional Control Bus AC Timing Specifications (SCL, SDA) - $I^2C$ Compliant (Figure 5) (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
SWITCHI	NG CHARACTERISTICS ()			1				
	COL Clast Francisco	Serializer MODE = 0 - R/W Register 0x05 = 0x40'h		100		- kHz		
f <sub>SCL</sub>	SCL Clock Frequency	Deserializer MODE = 0 - READ Register 0x06 b[6:4] = 0x00'h		100	KHZ			
t <sub>LOW</sub>	SCL Low Period	Serializer MODE = 0 – R/W Register 0x05 = 0x40'h	4.7			μs		
	SCL LOW Period	Deserializer MODE = 0 - READ Register 0x06 b[6:4] = 0x00'h	4.7					
t <sub>HIGH</sub>	CCI Lligh Deriod	Serializer MODE = 0 – R/W Register 0x05 = 0x40'h	4.0			μs		
	SCL High Period	Deserializer MODE = 0 - READ Register 0x06 b[6:4] = 0x00'h	4.0					
t <sub>HD:STA</sub>	Hold time for a start or a repeated start condition	Serializer MODE = 0 Register 0x05 = 0x40'h	4.0			μs		
tSU:STA	Set Up time for a start or a repeated start condition	Serializer MODE = 0 Register 0x05 = 0x40'h	4.7			μs		
t <sub>HD:DAT</sub>	Data Hold Time		0		3.45	μs		
t <sub>SU:DAT</sub>	Data Set Up Time		250			μs		
t <sub>SU:STO</sub>	Set Up Time for STOP Condition	Serializer M/S = 0	4.0			μs		
t <sub>f</sub>	SCL & SDA Fall Time				300	μs		
t <sub>BUF</sub>	Bus free time between a stop and start condition	Serializer M/S = 0	4.7			μs		
	NACK Time out	Serializer		1		me		
t <sub>TIMEOUT</sub>	INACK TIME OUL	Deserializer		25		ms		




Figure 5. Serial Control Bus Timing

# Bi-Directional Control Bus DC Characteristics (SCL, SDA) - I<sup>2</sup>C Compliant

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input High Level	SDA and SCL	0.7 x V <sub>DDIO</sub>		$V_{DDIO}$	V
V <sub>IL</sub>	Input Low Level Voltage	SDA and SCL	GND		0.3 x V <sub>DDIO</sub>	V
$V_{HY}$	Input Hysteresis			>50		mV
l <sub>oz</sub>	TRI-STATE Output Current	PDB = 0V VOUT = 0V or VDD	-20	±1	+20	μΑ
I <sub>IN</sub>	Input Current	SDA or SCL, Vin = V <sub>DDIO</sub> or GND	-20	±1	+20	μΑ
C <sub>IN</sub>	Input Pin Capacitance			<5		pF



# Bi-Directional Control Bus DC Characteristics (SCL, SDA) - I<sup>2</sup>C Compliant (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
.,	Lavel aval Ovinut Valtage	SCL and SDA VDDIO = 3.0V IOL = 1.5 mA			0.36	V
V <sub>OL</sub>		SCL and SDA VDDIO = 1.71V IOL = 1 mA			0.36	V

# **AC Timing Diagrams and Test Circuits**




Figure 6. "Worst Case" Test Pattern




Figure 7. Serializer CML Output Load and Transition Times




Figure 8. Serializer CML Output Load and Transition Times




Figure 9. Serializer VOD DC Diagram






Figure 10. Serializer VOD DC Diagram




Figure 11. Low-Voltage Differential VTH/VTL Definition Diagram




Figure 12. Serializer Input Clock Transition Times




Figure 13. Serializer Setup/Hold Times






Figure 14. Serializer Data Lock Time




Figure 15. Serializer Delay




Figure 16. Deserializer Data Lock Time




Figure 17. Deserializer LVCMOS Output Load and Transition Times




Figure 18. Deserializer Delay






Figure 19. Deserializer Output Setup/Hold Times




Figure 20. Spread Spectrum Clock Output Profile




Figure 21. Typical Serializer Jitter Transfer Function Curve at 43 MHz




Figure 22. Typical Deserializer Input Jitter Tolerance Curve at 43 MHz



# Table 1. DS92LX2121 Control Registers

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
0	I <sup>2</sup> C Device ID	7:1	DEVICE ID	RW	0x58	7-bit address of Serializer; 0x58h (1011_000X) default
U	I-C Device ID	0	SER ID	RW	0	0: Device ID is from CAD 1: Register I <sup>2</sup> C Device ID overrides CAD
		7:3	RESERVED		0	Reserved.
1	Reset	2	STANDBY	RW	0	Standby mode control. Retains control register data. Supported only when M/S = 0 0: Enabled. Low-current Standby mode with wake-up capability. Suspends all clocks and functions. 1: Disabled. Standby and wake-up disabled
		1	DIGITAL RESET0	RW	0 self clear	1: Digital Reset, retained register value
		0	DIGITAL RESET1	RW	0 self clear	1: Digital Reset, retains all register values
2	Reserved	7:0	RESERVED		0x20'h	Reserved.
	Reserved	7:6	RESERVED		11'b	Reserved.
	VDDIO Control	5	VDDIO CONTOL	RW	1	Auto V <sub>DDIO</sub> detect Allows manual setting of V <sub>DDIO</sub> by register. 0: Disable 1: Enable (auto detect mode)
	VDDIO Mode	4	VDDIO MODE	RW	1	V <sub>DDIO</sub> voltage set Only used when VDDIOCONTROL = 0 0: 1.8V 1: 3.3V
3	I <sup>2</sup> C Pass-Through	3	I <sup>2</sup> C PASS- THROUGH	RW	1	I <sup>2</sup> C Pass-Through Mode 0: Disabled 1: Enabled
	Reserved	2	RESERVED		0	Reserved.
	PCLK_AUTO	1	PCLK_AUTO	RW	1	Switch over to internal 25 MHz oscillator clock in the absence of PCLK 0: disable 1: enable
	TRFB	0	TRFB	RW	1	Pixel Clock Edge Select: 0: Parallel Interface Data is strobed on the Falling Clock Edge. 1: Parallel Interface Data is strobed on the Rising Clock Edge.
4	Reserved	7:0	RESERVED		0x80'h	Reserved.
5	I <sup>2</sup> C Bus Rate	7:0	I <sup>2</sup> C BUS RATE	RW	0x40'h	$I^2C$ SCL frequency is determined by the following: $f_{SCL} = 6.25$ MHz / Register value (in decimal) 0x40'h = ~100 kHz SCL (default) Note: Register values <0x32'h are NOT supported.
6	DES ID	7:1	DES DEV ID	RW	0x60'h	Deserializer Device ID = 0x60 (1100_000X) default
		0	RESERVED		0	Reserved.
7	Slave ID	7:1	SLAVE DEV ID	RW	0	Slave Device ID. Sets remote slave I2C address.
,	Olave ID	0	RESERVED		0	Reserved.
8	Reserved	7:0	RESERVED		0	Reserved.
9	Reserved	7:0	RESERVED		0x01'h	Reserved.
Α	Reserved	7:0	RESERVED		0	Reserved.
В	Reserved	7:0	RESERVED		0	Reserved.



# Table 1. DS92LX2121 Control Registers (continued)

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
	Reserved	7:3	RESERVED		0	Reserved.
С	PCLK Detect	2	PCLK DETECT	R	0	1: Valid PCLK detected 0: Valid PCLK not detected
	Reserved	1	RESERVED			Reserved.
	Cable Link Detect Status	0	LINK DETECT	R	0	Cable link not detected     Cable link detected
D	Reserved	7:0	RESERVED		0x11'h	Reserved.
Е	Reserved	7:0	RESERVED		0x01'h	Reserved.
F	Reserved	7:0	RESERVED		0x03'h	Reserved.
10	Reserved	7:0	RESERVED		0x03'h	Reserved.
11	Reserved	7:0	RESERVED		0x03'h	Reserved.
12	Reserved	7:0	RESERVED		0x03'h	Reserved.
13	General Purpose Control Reg	7:0	GPCR[7] GPCR[6] GPCR[5] GPCR[4] GPCR[3] GPCR[2] GPCR[1] GPCR[0]	RW	0	0: LOW 1: HIGH

# Table 2. DS92LX2122 Control Registers

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
0	I <sup>2</sup> C Device ID	7:1	DEVICE ID	RW	0x60h	7-bit address of Deserializer; 0x60h (1100_000X) default
		0	DES ID	RW	0	0: Device ID is from CAD 1: Register I <sub>2</sub> C Device ID overrides CAD
	1 Reset	7:3	RESERVED		0x00'h	Reserved
1		2	REM_WAKEUP	RW	0	Remote Wake-up Select 1: Enable. Generate remote wakeup signal automatically wake-up the Serializer in Standby mode 0: Disable. Puts the Serializer in Standby mode
		1	DIGITALRESET0	RW	0 self clear	1: Resets the device to default register values. Does not affect device I <sup>2</sup> C Bus or Device ID
		0	DIGITALRESET1	RW	0 self clear	1: Digital Reset, retained register value

Submit Documentation Feedback

Copyright © 2010–2014, Texas Instruments Incorporated



# Table 2. DS92LX2122 Control Registers (continued)

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
	Reserved	7:6	RESERVED		0	Reserved.
	Auto Clock	5	AUTO_CLOCK	RW	0	Output PCLK or internal 25 MHz Oscillator clock     O: Only PCLK when valid PCLK present
	OSS Select	4	OSS_SEL	RW	0	Output Sleep State Select 0: Outputs = TRI-STATE , when LOCK = L 1: Outputs = LOW, when LOCK = L
2	SSCG	3:0	SSCG		0	SSCG Select 0000: Normal Operation, SSCG OFF 0001: fmod (KHz) PCLK/2168, fdev ±0.50% 0010: fmod (KHz) PCLK/2168, fdev ±1.00% 0011: fmod (KHz) PCLK/2168, fdev ±1.50% 0100: fmod (KHz) PCLK/2168, fdev ±2.00% 0101: fmod (KHz) PCLK/1300, fdev ±0.50% 0101: fmod (KHz) PCLK/1300, fdev ±1.50% 0110: fmod (KHz) PCLK/1300, fdev ±1.50% 1000: fmod (KHz) PCLK/1300, fdev ±1.50% 1001: fmod (KHz) PCLK/1300, fdev ±0.50% 1001: fmod (KHz) PCLK/868, fdev ±0.50% 1010: fmod (KHz) PCLK/868, fdev ±1.50% 1110: fmod (KHz) PCLK/868, fdev ±1.50% 1100: fmod (KHz) PCLK/868, fdev ±2.00% 1101: fmod (KHz) PCLK/868, fdev ±0.50% 1101: fmod (KHz) PCLK/868, fdev ±0.50% 1101: fmod (KHz) PCLK/868, fdev ±0.50% 1111: fmod (KHz) PCLK/850, fdev ±0.50% 1111: fmod (KHz) PCLK/850, fdev ±1.00%
	Reserved	7:6	RESERVED		11'b	Reserved.
	VDDIO Control	5	VDDIO CONTROL	RW	1	Auto voltage control 0: Disable 1: Enable (auto detect mode)
	VDDIO Mode	4	VDDIO MODE	RW	0	VDDIO voltage set Only used when VDDIOCONTROL = 0 0: 1.8V 1: 3.3V
3	I <sup>2</sup> C Pass-Through	3	I <sup>2</sup> C PASS- THROUGH	RW	1	I <sup>2</sup> C Pass-Through Mode 0: Pass-Through Enabled 1: Pass-Through Disabled
	Auto ACK	2	AUTO ACK	RW	0	0: Disable 1: Enable
	Reserved	1	RESERVED		0	Reserved.
	RRFB	0	RRFB	RW	1	Pixel Clock Edge Select 0: Parallel Interface Data is strobed on the Falling Clock Edge 1: Parallel Interface Data is strobed on the Rising Clock Edge.
4	EQ Control	7:0	EQ	RW	0	EQ Gain  00'h = ~0.0 dB  01'h = ~4.5 dB  03'h = ~6.5 dB  07'h = ~7.5 dB  0F'h = ~8.0 dB  1F'h = ~11.0 dB  3F'h = ~12.5 dB  FF'h = ~14.0 dB
5	Reserved	7:0	RESERVED		0	Reserved.



# Table 2. DS92LX2122 Control Registers (continued)

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
	Reserved	7	RESERVED			Reserved.
	SCL Prescale	6:4	SCL_PRESCALE	RW	0	Prescales the SCL clock line when reading data byte from a slave device (MODE = 0) 000 : ~100 kHz SCL (default) 001 : ~125 kHz SCL 101 : ~11 kHz SCL 110 : ~33 kHz SCL 111 : ~50 kHz SCL Other values are NOT supported.
6	Remote NACK	3	REM_NACK_TIM ER	RW	1	Remote NACK Timer Enable In slave mode (MODE = 1) if bit is set the I2C core will automatically timeout when no acknowledge condition was detected.  1: Enable 0: Disable
	Remote NACK	2:0	REM_NACK_TIME R	RW	111'b	Remote NACK Timeout 000: 2.0 ms 001: 5.2 ms 010: 8.6 ms 011: 11.8 ms 100: 14.4 ms 101: 18.4 ms 101: 21.6 ms 111: 25.0 ms
7	SER ID	7:1	SER DEV ID	RW	0x58h	Serializer Device ID = 0x58 (1011_000X) default
		0	RESERVED		0	Reserved
8	ID[0] Index	7:1	ID[0] INDEX	RW	0	Target slave Device ID slv_id1 [7:1]
0	.=[0]	0	RESERVED		0	Reserved.
9	ID[1] Index	7:1	ID[1] INDEX	RW	0	Target slave Device ID slv_id1 [7:1]
Ŭ	ID[1] IIIddx	0	RESERVED		0	Reserved.
Α	ID[2] Index	7:1	ID[2] INDEX	RW	0	Target slave Device ID slv_id2 [7:1]
, ,	ID[2] IIIdox	0	RESERVED		0	Reserved.
В	ID[3] Index	7:1	ID[3] INDEX	RW	0	Target slave Device ID slv_id3 [7:1]
	ib[o] indox	0	RESERVED		0	Reserved.
С	ID[4] Index	7:1	ID[4] INDEX	RW	0	Target slave Device ID slv_id4 [7:1]
	ID[4] IIIdox	0	RESERVED		0	Reserved.
D	ID[5] Index	7:1	ID[5] INDEX	RW	0	Target slave Device ID slv_id5 [7:1]
	ib[o] indox	0	RESERVED		0	Reserved.
Е	ID[6] Index	7:1	ID[6] INDEX	RW	0	Target slave Device ID slv_id6 [7:1]
_	ib[o] iiidox	0	RESERVED		0	Reserved.
F	ID[7] Index	7:1	ID[7] INDEX	RW	0	Target slave Device ID slv_id7 [7:1]
	ID[7] IIIdox	0	RESERVED		0	Reserved.
10	ID[0] Match	7:1	ID[0] MATCH	RW	0	Alias to match Device ID slv_id0 [7:1]
10	ib[o] Matori	0	RESERVED		0	Reserved.
11	ID[1] Match	7:1	ID[1] MATCH	RW	0	Alias to match Device ID slv_id1 [7:1]
11	ID[1] Wateri	0	RESERVED		0	Reserved.
12	ID[2] Match	7:1	ID[2] MATCH	RW	0	Alias to match Device ID slv_id2 [7:1]
12	וטנבן ויומנטוו	0	RESERVED		0	Reserved.
13	ID[3] Match	7:1	ID[3] MATCH	RW	0	Alias to match Device ID slv_id3 [7:1]
13	ID[3] Match	0	RESERVED		0	Reserved.
14	IDIAI Matah	7:1	ID[4] MATCH	RW	0	Alias to match Device ID slv_id4 [7:1]
14	ID[4] Match	0	RESERVED		0	Reserved.





# Table 2. DS92LX2122 Control Registers (continued)

Addr (Hex)	Name	Bits	Field	R/W	Default	Description
45	IDICI Metek	7:1	ID[5] MATCH	RW	0	Alias to match Device ID slv_id5 [7:1]
15	ID[5] Match	0	RESERVED		0	Reserved
16	IDIG! Motob	7:1	ID[6] MATCH	RW	0	Alias to match Device ID slv_id6 [7:1]
16	ID[6] Match	0	RESERVED		0	Reserved.
47	IDIZI Metek	7:1	ID[7] MATCH	RW	0	Alias to match Device ID slv_id [7:1]
17	ID[7] Match	0	RESERVED		0	Reserved.
18	Reserved	7:0	RESERVED		0	Reserved.
19	Reserved	7:0	RESERVED		0x01'h	Reserved.
1A	Reserved	7:0	RESERVED		0	Reserved.
1B	Reserved	7:0	RESERVED		0	Reserved.
	Reserved	7:2	RESERVED		0	
1C	Signal Detect Status	1		R	0	0: Active signal not detected 1: Active signal detected
	LOCK Pin Status	0		R	0	0: CDR/PLL Unlocked 1: CDR/PLL Locked
1D	Reserved	7:0	RESERVED		0x17'h	Reserved.
1E	Reserved	7:0	RESERVED		0x07'h	Reserved.
1F	Reserved	7:0	RESERVED		0x01'h	Reserved.
20	Reserved	7:0	RESERVED		0x01'h	Reserved.
21	Reserved	7:0	RESERVED		0x01'h	Reserved.
22	Reserved	7:0	RESERVED		0x01'h	Reserved.
23	General Purpose Control Reg	7:0	GPCR[7] GPCR[6] GPCR[5] GPCR[4] GPCR[3] GPCR[2] GPCR[1] GPCR[0]	RW	0	0: LOW 1: HIGH
	Reserved	7:1	RESERVED		0	Reserved.
24	BIST	0	BIST_EN	RW	0	BIST Enable 0: Normal operation 1: Bist Enable
25	BIST_ERR	7:0	BIST_ERR	R	0	Bist Error Counter
26	Remote Wake Enable	7:6	REM_WAKEUP_E	RW	0	11: Enable remote wake up mode 00: Normal operation mode Other values are NOT supported.
		5:0	RESERVED	RW	0	Reserved
27	BCC	7:0	BCC	RW	0	0xE0: Normal operation mode. Users MUST program this value.



#### FUNCTIONAL DESCRIPTION

The DS92LX2121 / DS92LX2122 Channel Link III chipset is intended for camera applications. The Serializer / Deserializer chipset operates from a 10 MHz to 50 MHz pixel clock frequency. The DS92LX2121 transforms a 21-bit wide parallel LVCMOS data bus along with a bi-directional back channel control bus into a single high-speed differential pair. The high speed serial bit stream contains an embedded clock and DC-balance information which enhances signal quality to support AC coupling. The DS92LX2122 receives the single serial data stream and converts it back into a 21-bit wide parallel data bus together with the back channel data bus.

The control channel function of the DS92LX2121 / DS92LX2122 provides bi-directional communication between the image sensor and Electronic Control Unit (ECU). The integrated back channel transfers data bi-directionally over the same differential pair used for video data interface. This interface offers advantages over other chipsets by eliminating the need for additional wires for programming and control. The back channel bus is controlled via an I<sup>2</sup>C port. The bi-directional back channel offers asymmetrical communication and is not dependent on video blanking intervals.

#### **DISPLAY APPLICATION**

The DS92LX2121 / DS92LX2122 chipset is intended for interface between a host (graphics processor, FPGA, etc.) and a Display. It supports a 21 bit parallel video bus for 18-bit color depth (RGB666) display format. In a RGB666 configuration, 18 color bits (R [5:0], G[5:0], B[5:0]), Pixel Clock (PCLK) and three control bits (VS, HS and DE) are supported across the serial link. The DS92LX2121 Serializer accepts a 21-bit parallel data bus along with a bi-directional control bus. The parallel data and bi-directional control channel information is converted into a single differential link. The integrated bi-directional control channel bus supports I<sup>2</sup>C compatible operation for controlling auxiliary data transport to and from host processor and display module. The DS92LX2122 Deserializer extracts the clock/control information from the incoming data stream and reconstructs the 21-bit data with control channel data.

## **SERIAL FRAME FORMAT**

The DS92LX2121 / DS92LX2122 chipset will transmit and receive a pixel of data in the following format:




Figure 23. Serial Bitstream for 28-bit Symbol

The High Speed Forward Channel is a 28-bit symbol composed of 21 bits of data containing video data & control information transmitted from Serializer to Deserializer. CLK1 and CLK0 represent the embedded clock in the serial stream. CLK1 is always HIGH and CLK0 is always LOW. This data payload is optimized for signal transmission over an AC coupled link. Data is randomized, balanced and scrambled.

The bi-directional control channel data is transferred along with the high-speed forward data over the same serial link. This architecture provides a full duplex low speed forward channel across the serial link together with a high speed forward channel without the dependence of the video blanking phase.

## DESCRIPTION OF BI-DIRECTIONAL CONTROL BUS AND I2C MODES

The I<sup>2</sup>C compatible interface allows programming of the DS92LX2121, DS92LX2122, or an external remote device (such as a display) through the bi-directional control channel. Register programming transactions to/from the DS92LX2121 / DS92LX2122 chipset are employed through the clock (SCL) and data (SDA) lines. These two signals have open drain I/Os and both lines must be pulled-up to V<sub>DDIO</sub> by external resistor. Figure 5 shows the timing relationships of the clock (SCL) and data (SDA) signals. Pull-up resistors or current sources are required on the SCL and SDA busses to pull them high when they are not being driven low. A logic zero is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pull-up resistor values will depend upon the total bus capacitance and operating speed. The DS92LX2121 / DS92LX2122 I<sup>2</sup>C bus data rate supports up to 100 kbps according to I2C specification.



To start any data transfer, the DS92LX2121 / DS92LX2122 must be configured in the proper I2C mode. Each device can function as an I<sup>2</sup>C slave proxy or master proxy depending on the mode determined by M/S pin. The Ser/Des interface acts as a virtual bridge between the host device and the remote device. When the M/S pin is set to HIGH, the device is treated as a slave proxy; and acts as a slave on behalf of the remote slave. When addressing a remote peripheral or Serializer/ Deserializer (not wired directly to the host device), the slave proxy will forward any byte transactions sent by the host controller to the target device. When M/S pin is set to LOW, the device will function as a master proxy device, and acts as a master on behalf of the I<sup>2</sup>C master controller. Note that the devices must have complementary settings for the M/S configuration. For example, if the Serializer M/S pin is set to HIGH then the Deserializer M/S pin must be set to LOW and vice-versa.




Figure 24. Write Byte




Figure 25. Read Byte




Figure 26. Basic Operation




Figure 27. START and STOP Conditions






Figure 28. Serial Control Bus Connection

#### SLAVE CLOCK STRETCHING

In order to communicate and synchronize with remote devices on the I<sup>2</sup>C bus through the bi-directional control channel, slave clock stretching must be supported by the I<sup>2</sup>C master controller/host device. The chipset utilizes bus clock stretching (holding the SCL line low) during data transmission; where the I2C slave pulls the SCL line low on the 9th clock of every I<sup>2</sup>C data transfer (before the ACK signal). The slave device will not control the clock and only stretches it until the remote peripheral has responded; which is typically in the order of 12 µs (typical).

#### **CAD PIN ADDRESS DECODER**

4.7k

8.2k

12.1k

39.0k

The CAD pin is used to decode and set the physical slave address of the Serializer/Deserializer ( $I^2C$  only) to allow up to six devices on the bus using only a single pin. The pin sets one of six possible addresses for each Serializer/Deserializer device. The pin must be pulled to VDD (1.8V, NOT VDDIO)) with a 10 k $\Omega$  resistor and a pull down resistor (RID) of the recommended value to set the physical device address. The recommended maximum resistor tolerance is 0.1% worst case (0.2% total tolerance).

 CAD Values - DS92LX2121 Ser

 Resistor RID kΩ
 Address 7'b
 Address 8'b 0 appended (WRITE)

 0 GND
 7b' 101 1000 (h'58)
 8b' 1011 0000 (h'B0)

 2.0k
 7b' 101 1001 (h'59)
 8b' 1011 0010 (h'B2)

7b' 101 1010 (h'5A)

7b' 101 1011 (h'5B)

7b' 101 1100 (h'5C)

7b' 101 1110 (h'5E)

Table 3. DS92LX2121 RID Resistor Values

Table 4.	DS92LX2122	<b>RID Resistor</b>	Values
----------	------------	---------------------	--------

CAD Values - DS92LX2122 Des							
Resistor RID kΩ	Address 7'b	Address 8'b 0 appended (WRITE)					
0 GND	7b' 110 0000 (h'60)	8b' 1100 0000 (h'C0)					
2.0k	7b' 110 0001 (h'61)	8b' 1100 0010 (h'C2)					
4.7k	7b' 110 0010 (h'62)	8b' 1100 0100 (h'C4)					
8.2k	7b' 110 0011 (h'63)	8b' 1101 0110 (h'C6)					
12.1k	7b' 110 0100 (h'64)	8b' 1101 1000 (h'C8)					
39.0k	7b' 110 0110 (h'66)	8b' 1100 1100 (h'CC)					

Submit Documentation Feedback

8b' 1011 0100 (h'B4)

8b' 1011 0110 (h'B6)

8b' 1011 1000 (h'B8)

8b' 1011 1100 (h'BC)



#### **CAMERA MODE OPERATION**

In Camera mode, I<sup>2</sup>C transactions originate from the Deserializer from the host controller. The I<sup>2</sup>C slave core in the Deserializer will detect if a transaction is intended for the Serializer or a slave at the Serializer. Commands are sent over the bi-directional control channel to initiate the transactions. The Serializer will receive the command and generate an I<sup>2</sup>C transaction on its local I<sup>2</sup>C bus. At the same time, the Serializer will capture the response on the I<sup>2</sup>C bus and return the response as a command on the forward channel link. The Deserializer parses the response and passes the appropriate response to the Deserializer I<sup>2</sup>C bus.

To configure the devices for camera mode operation, set the Serializer M/S pin to LOW and the Deserializer M/S pin to HIGH. Before initiating any I<sup>2</sup>C commands, the Deserializer needs to be programmed with the target slave device addresses and Serializer device address. SER\_DEV\_ID Register 0x07h sets the Serializer device address and SLAVE\_x\_MATCH/SLAVE\_x\_INDEX registers 0x08h~0x17h set the remote target slave addresses. The slave address match registers must also be set. In slave mode the address register is compared with the address byte sent by the I2C master. If the addresses are equal to any of registers values, the I<sup>2</sup>C slave will acknowledge the transaction to the I<sup>2</sup>C master allowing reads or writes to target device.

#### **DISPLAY MODE OPERATION**

In Display mode, I<sup>2</sup>C transactions originate from the controller attached to the Serializer. The I<sup>2</sup>C slave core in the Serializer will detect if a transaction targets (local) registers within the Serializer or the (remote) registers within the Deserializer or a remote slave connected to the I<sup>2</sup>C master interface of the Deserializer. Commands are sent over the forward channel link to initiate the transactions. The Deserializer will receive the command and generate an I<sup>2</sup>C transaction on its local I<sup>2</sup>C bus. At the same time, the Deserializer will capture the response on the I<sup>2</sup>C bus and return the response as a command on the bi-directional control channel. The Serializer parses the response and passes the appropriate response to the Serializer I<sup>2</sup>C bus.

The physical device ID of the  $I^2C$  slave in the Serializer is determined by the analog voltage on the CAD pin input. It can be reprogrammed by using the SER\_DEV\_ID register and setting the bit . The device ID of the logical  $I^2C$  slave in the Deserializer is determined by programming the DES ID in the Serializer. The state of the CAD pin input on the Deserializer is used to set the device ID. The  $I^2C$  transactions between Ser/ Des will be bridged between the host to the remote slave.

To configure the devices for display mode operation, set the Serializer M/S pin to HIGH and the Deserializer M/S pin to LOW. Before initiating any I<sup>2</sup>C commands, the Serializer needs to be programmed with the target slave device address and Serializer device address. DES\_DEV\_ID Register 0x06h sets the Deserializer device address and SLAVE\_DEV\_ID register 0x7h sets the remote target slave address. If the I<sup>2</sup>C slave address matches any of registers values, the I<sup>2</sup>C slave will acknowledge the transaction allowing read or write to target device. Note: In Display mode operation, registers 0x08h~0x17h on Deserializer must be reset to 0x00.

#### PROGRAMMABLE CONTROLLER

An integrated I<sup>2</sup>C slave controller is embedded in each of the DS92LX2121 Serializer and DS92LX2122 Deserializer. It must be used to access and program the extra features embedded within the configuration registers. Refer to Table 1 and Table 2 for details of control registers.

# I<sup>2</sup>C PASS THROUGH

I<sup>2</sup>C pass-through provides an alternative means to independently address slave devices. The mode enables or disables I<sup>2</sup>C bidirectional control channel communication to the remote I<sup>2</sup>C bus. This option is used to determine whether or not an I<sup>2</sup>C instruction is to be transferred over to the remote I<sup>2</sup>C device. When enabled, the I<sup>2</sup>C bus traffic will continue to pass through and will be received by I<sup>2</sup>C devices downstream. If disabled, I<sup>2</sup>C commands will be excluded to the remote I<sup>2</sup>C device. The pass through function also provides access and communication to only specific devices on the remote bus. The feature is effective for both Camera mode and Display mode.



#### SYNCHRONIZING MULTIPLE LINKS

For applications requiring synchronization across multiple links, it is recommended to utilize the General Purpose Input/ Output (GPI/GPO) pins to transmit control signals to synchronize slave peripherals together. To synchronize the peripherals properly, the system controller needs to provide a sync signal output. Note this form of synchronization timing relationship has a non-deterministic latency. After the control data is reconstructed from the bi-directional control channel, there will be a time variation of the GPI/GPO signals arriving at the different target devices (between the parallel links). The maximum latency delta (t1) of the GPI/GPO data transmitted across multiple links is 25 µs.

Note: The user must verify that the timing variations between the different links are within their system and timing specifications.

The maximum time (t1) between the rising edge of GPI/GPO (i.e. sync signal) arriving at Camera A and Camera B is 25  $\mu$ s.




Figure 29. GPIO Delta Latency

## **GENERAL PURPOSE I/O (GPIO)**

The DS92LX2121 / DS92LX2122 has up to 4 GPO and 4 GPI on the Serializer and Deserializer respectively. The GPI/GPO maximum switching rate is up to 66 kHz for communication between Deserializer GPI to Serializer GPO.

# AT-SPEED BIST (BISTEN, PASS)

An optional AT SPEED Built in Self Test (BIST) feature supports at speed testing of the high-speed serial and the back-channel link. Control pins allow the system to initiate the test and set the duration. A HIGH on PASS pin indicates that all payloads received during the test were error free during the BIST duration test. A LOW on this pin at the conclusion of this test indicates that one or more payloads were detected with errors.

The BIST duration is defined by the width of BISTEN. BIST starts when BISTEN goes HIGH. BIST ends when BISTEN goes LOW. PASS flag will go HIGH when no errors detected after BIST Duration completes. Any errors detected after the BIST Duration are not included in PASS logic.

The following diagram shows how to perform system AT SPEED BIST:






Figure 30. AT-SPEED BIST System Flow Diagram

Step 1: Place the Deserializer in BIST Mode.

Serializer and Deserializer power supply must be supplied. Set the Serializer M/S pin to LOW and the Deserializer M/S pin to HIGH. Enable the AT SPEED BIST mode on the Deserializer by setting the BISTEN pin High. The DS92LX2122 GPIO[1:0] pins are used to select the PCLK frequency of the on-chip oscillator for the BIST test on high speed data path.

**Table 5. Oscillator Frequency Select** 

Freq Control	Oscillator Range	min (MHz)	typ (MHz)	max (MHz)
00	External PCLK	10		50
01	Internal		50	
10	Internal		25	
11	Internal		12.5	

The Deserializer GPIO[1:0] set to 00 will bypass the on-chip oscillator and an external oscillator to Serializer PCLK input is required. This allows the user to operate BIST under different frequencies other than the predefined ranges.

Step 2: Enable AT SPEED BIST by placing the Serializer into BIST mode.

Descrializer will communicate through the back-channel to configure Serializer into BIST mode. Once the BIST mode is set, the Serializer will initiate BIST transmission to the Descrializer.



Wait 10 ms for Deserializer to acquire lock and then monitor the LOCK pin transition from LOW to HIGH. At this point, AT SPEED BIST is operational and the BIST process has begun. The Serializer will start transfer of an internally generated PRBS data pattern through the high speed serial link. This pattern traverses across the interconnecting link to the Deserializer. Check the status of the PASS pin; a HIGH indicates a pass, a LOW indicates a fail. A fail will stay LOW for ½ a clock cycle. If two or more bits fail in a row the PASS pin will toggle ½ clock cycle HIGH and ½ clock cycle low. The user can use the PASS pin to count the number of fails on the high speed link. In addition, there is a defined SER and DES register that will keep track of the accumulated error count. The Serializer DS92LX2121 GPIO[0] pin will be assigned as a PASS flag error indicator for the back-channel link.




Figure 31. BIST Timing Diagram

Step 3: Stop at SPEED BIST by turning off BIST mode in the Deserializer to determine Pass/Fail.

To end BIST, the system must pull BISTEN pin of the Deserializer LOW. The BIST duration is fully defined by the BISTEN width and thus the Bit Error Rate is determined by how long the system holds BISTEN HIGH.

$$\frac{\text{BIST Duration (s)}}{1 \text{ Pixel period (ns) x Total Bits}} = \text{BIST Duration (s) x } \frac{f_{\text{pixel}} \text{ (MHz)}}{P \text{ixel}} \text{ x Total Pixels Transmitted} = \text{Total Bits Transmitted}$$

$$\frac{\text{Bit (Pixel) Error Rate}}{\text{(for passing BIST)}} = \text{[Total Bits Transmitted x Bits/Pixel]}^{-1}$$

$$= \text{[Total Bits Transmitted x Bits/Pixel]}^{-1}$$

Figure 32. BIST BER Calculation

For instance, if BISTEN is held HIGH for 1 second and the PCLK is running at 43 MHz with 16 bpp, then the Bit Error Rate is no better than 1.46E-9.

Step 4: Place system in Normal Operating Mode by disabling BIST at the Serializer.

Once Step 3 is complete, AT SPEED BIST is over and the Deserializer is out of BIST mode. To fully return to Normal mode, apply Normal input data into the Serializer.



Any PASS result will remain unless it is changed by a new BIST session or cleared by asserting and releasing PDB. The default state of PASS after a PDB toggle is HIGH.

It is important to note that AT SPEED BIST will only determine if there is an issue on the link that is not related to the clock and data recovery of the link (whose status is flagged with LOCK pin).

#### LVCMOS VDDIO OPTION

1.8V or 3.3V SER Inputs and DES Outputs are user configurable to provide compatibility with 1.8V and 3.3V system interfaces.

# **REMOTE WAKE UP (Camera Mode)**

After initial power up, the SER is in a low-power Standby mode. The DES (controlled by the host ) 'Remote Wakeup' register allows the DES side to generate a signal across the link to remotely wakeup the SER. Once the SER detects the wakeup signal, the SER switches from Standby mode to active mode. In active mode, the SER locks onto PCLK input (if present), otherwise the on-chip oscillator is used as the input clock source. Note the host controller should monitor the DES LOCK pin and confirm LOCK = H before performing any I<sup>2</sup>C communication across the link.

For Remote Wakeup to function properly:

- The chipset needs to be configured in Camera mode: Serializer M/S = 0 and Deserializer M/S = 1
- The SER expects remote wake up by default at power on.
- Configure the control channel driver of the DES to be in remote wake up mode by setting DES register 0x26 to 0xC0.
- Perform remote wake up on SER by setting DES register 0x01 b[2] to 1.
- Return the control channel driver of the DES to the normal operation mode by setting DES register 0x26 to 0.

The SER can also be put into standby mode by programming the DES remote wake up control register 0x01 b[2] REM WAKEUP to 0.

#### **POWERDOWN**

The SER has a PDB input pin to ENABLE or Powerdown the device. The modes can be controlled by the host and is used to disable the Link to save power when the remote device is not operational. An auto mode is also available. In this mode, the PDB pin is tied High and the SER switches over to an internal oscillator when the PCLK stops or not present. When a PCLK starts again, the SER will then lock to the valid input PCLK and transmits the data to the DES. In powerdown mode, the high-speed driver outputs are static (HIGH).

The DES has a PDB input pin to ENABLE or Powerdown the device. This pin can be controlled by the system and is used to disable the DES to save power. An auto mode is also available. In this mode, the PDB pin is tied High and the DES will enter powerdown when the serial stream stops. When the serial stream starts up again, the DES will lock to the input stream and assert the LOCK pin and output valid data. In powerdown mode, the Data and PCLK outputs are set by the OSS\_SEL control register.

## **POWER UP REQUIREMENTS AND PDB PIN**

The VDD (VDDn and VDDIO) supply ramp should be faster than 1.5 ms with a monotonic rise. If slower then 1.5 ms then a capacitor on the PDB pin is needed to ensure PDB arrives after all the VDD have settled to the recommended operating voltage. When PDB pin is pulled to VDDIO, it is recommended to use a 10 k $\Omega$  pull-up and a 22 uF cap to GND to delay the PDB input signal.

#### SIGNAL QUALITY ENHANCERS

#### Des - Receiver Input Equalization (EQ)

The receiver inputs provided input equalization filter in order to compensate for loss from the media. The level of equalization is controlled via register setting.

Product Folder Links: DS92LX2121 DS92LX2122



#### **EMI REDUCTION**

#### **Des - Receiver Staggered Output**

The Receiver staggered outputs allows for outputs to switch in a random distribution of transitions within a defined window. Outputs transitions are distributed randomly. This minimizes the number of outputs switching simultaneously and helps to reduce supply noise. In addition it spreads the noise spectrum out reducing overall EMI.

#### **Des Spread Spectrum Clocking Compatibilty**

The DS92LX2122 parallel data and clock outputs have programmable SSCG ranges from 70 kHz and +-2% (4% total) from 20 MHz to 50 MHz. The modulation rate and modulation frequency variation of output spread is controlled through the SSC control registers.

# PIXEL CLOCK EDGE SELECT (TRFB/RRFB)

The TRFB/RRFB selects which edge of the Pixel Clock is used. For the SER, this register determines the edge that the data is latched on. If TRFB register is 1, data is latched on the Rising edge of the PCLK. If TRFB register is 0, data is latched on the Falling edge of the PCLK. For the DES, this register determines the edge that the data is strobed on. If RRFB register is 1, data is strobed on the Rising edge of the PCLK. If RRFB register is 0, data is strobed on the Falling edge of the PCLK.




Figure 33. Programmable PCLK Strobe Select

## **Applications Information**

#### **AC COUPLING**

The SER/DES supports only AC-coupled interconnects through an integrated DC balanced decoding scheme. External AC coupling capacitors must be placed in series in the Channel Link III signal path as illustrated in Figure 34.



Figure 34. AC-Coupled Application

For high-speed Channel Link III transmissions, the smallest available package should be used for the AC coupling capacitor. This will help minimize degradation of signal quality due to package parasitics. The I/O's require a 0.1 µF AC coupling capacitors to the line.



#### TYPICAL APPLICATION CONNECTION

Figure 35 shows a typical connection of the DS92LX2121 Serializer.





Figure 35. DS92LX2121 Typical Connection Diagram



Figure 36 shows a typical connection of the DS92LX2122 Deserializer.



The "Optional" components shown are provisions to provide higher system noise immunity and will therefore result in higher performance.

Figure 36. DS92LX2122 Typical Connection Diagram

www.ti.com

#### TRANSMISSION MEDIA

The Ser/Des chipset is intended to be used over a wide variety of balanced cables depending on distance and signal quality requirements. The Ser/Des employ internal termination providing a clean signaling environment. The interconnect for Channel Link III interface should present a differential impedance of 100 Ohms. Use of cables and connectors that have matched differential impedance will minimize impedance discontinuities. Shielded or un-shielded cables may be used depending upon the noise environment and application requirements. The chipset's optimum cable drive performance is achieved at 43 MHz at 10 meters length. The maximum signaling rate increases as the cable length decreases. Therefore, the chipset supports 50 MHz at shorter distances. Other cable parameters that may limit the cable's performance boundaries are: cable attenuation, near-end crosstalk and pair-to-pair skew.

For obtaining optimal performance the system should use:

- Shielded Twisted Pair (STP) cable
- $100\Omega \pm 10\%$  differential impedance and 24 AWG (or lower AWG) cable
- Low intra-pair skew (less than 0.1UI), impedance matched
- Terminate unused conductors
- Optimum settings for deserializer Register 0x27 (See Table 2)

#### PCB LAYOUT AND POWER SYSTEM CONSIDERATIONS

Circuit board layout and stack-up for the Ser/Des devices should be designed to provide low-noise power feed to the device. Good layout practice will also separate high frequency or high-level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (2 to 4 mils) for power / ground sandwiches. This arrangement provides plane capacitance for the PCB power system with low-inductance parasitics, which has proven especially effective at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range of 0.01 uF to 0.1 uF. Tantalum capacitors may be in the 2.2 uF to 10 uF range. Voltage rating of the tantalum capacitors should be at least 5X the power supply voltage being used.

Surface mount capacitors are recommended due to their smaller parasitics. When using multiple capacitors per supply pin, locate the smaller value closer to the pin. A large bulk capacitor is recommend at the point of power entry. This is typically in the 50uF to 100uF range and will smooth low frequency switching noise. It is recommended to connect power and ground pins directly to the power and ground planes with bypass capacitors connected to the plane with via on both ends of the capacitor. Connecting power or ground pins to an external bypass capacitor will increase the inductance of the path.

A small body size X7R chip capacitor, such as 0603, is recommended for external bypass. Its small body size reduces the parasitic inductance of the capacitor. The user must pay attention to the resonance frequency of these external bypass capacitors, usually in the range of 20-30 MHz. To provide effective bypassing, multiple capacitors are often used to achieve low impedance between the supply rails over the frequency of interest. At high frequency, it is also a common practice to use two vias from power and ground pins to the planes, reducing the impedance at high frequency.

Some devices provide separate power for different portions of the circuit. This is done to isolate switching noise effects between different sections of the circuit. Separate planes on the PCB are typically not required. Pin Description tables typically provide guidance on which circuit blocks are connected to which power pin pairs. In some cases, an external filter many be used to provide clean power to sensitive circuits such as PLLs.

Use at least a four layer board with a power and ground plane. Locate LVCMOS signals away from the differential lines to prevent coupling from the LVCMOS lines to the differential lines. Closely-coupled differential lines of 100 Ohms are typically recommended for differential interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus is rejected by the receivers. The tightly coupled lines will also radiate less.

Information on the LLP style package is provided in the AN-1187 Leadless Leadframe Package (LLP) Application Report (literature number SNOA401).



#### INTERCONNECT GUIDELINES

For full details, see the Channel-Link PCB and Interconnect Design-In Guidelines (literature number SNLA008) and the Transmission Line RAPIDESIGNER Operation and Applications Guide (literature number SNLA035).

- Use 100Ω coupled differential pairs
- Use the S/2S/3S rule in spacings
  - S = space between the pair
  - 2S = space between pairs
  - 3S = space to LVCMOS signal
- · Minimize the number of Vias
- Use differential connectors when operating above 500Mbps line speed
- · Maintain balance of the traces
- Minimize skew within the pair

Additional general guidance can be found in the *LVDS Owner's Manual* (literature number SNLA187), which is available in PDF format from the TI LVDS & CML Solutions web site.





# **REVISION HISTORY**

Changes from Revision I (April 2013) to Revision J	Page
Changed "tri-state" and "low" OSS values to reflect correct bit definition	19
Added user-recommended value for deserializer echo cancellation in general-purpose cables .	21
Added tolerance for transmission cable impedance	33
Added tolerance range for transmission cable skew	
Added reference to optimum settings information in deserialzier Reg 0x27	
Changes from Revision H (April 2013) to Revision I	Page
Changed layout of National Data Sheet to TI format	





10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DS92LX2121SQ/NOPB	ACTIVE	WQFN	RTA	40	1000	RoHS & Green	(6) SN	Level-3-260C-168 HR	-40 to 85	LX2121	Samples
DS92LX2121SQE/NOPB	ACTIVE	WQFN	RTA	40	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LX2121	Samples
DS92LX2121SQX/NOPB	ACTIVE	WQFN	RTA	40	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LX2121	Samples
DS92LX2122SQ/NOPB	ACTIVE	WQFN	RHS	48	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LX2122	Samples
DS92LX2122SQE/NOPB	ACTIVE	WQFN	RHS	48	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LX2122	Samples
DS92LX2122SQX/NOPB	ACTIVE	WQFN	RHS	48	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	LX2122	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS92LX2121SQ/NOPB	WQFN	RTA	40	1000	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
DS92LX2121SQE/NOPB	WQFN	RTA	40	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
DS92LX2121SQX/NOPB	WQFN	RTA	40	2500	330.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1
DS92LX2122SQ/NOPB	WQFN	RHS	48	1000	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS92LX2122SQE/NOPB	WQFN	RHS	48	250	178.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1
DS92LX2122SQX/NOPB	WQFN	RHS	48	2500	330.0	16.4	7.3	7.3	1.3	12.0	16.0	Q1



www.ti.com 9-Aug-2022




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS92LX2121SQ/NOPB	WQFN	RTA	40	1000	356.0	356.0	35.0
DS92LX2121SQE/NOPB	WQFN	RTA	40	250	208.0	191.0	35.0
DS92LX2121SQX/NOPB	WQFN	RTA	40	2500	356.0	356.0	35.0
DS92LX2122SQ/NOPB	WQFN	RHS	48	1000	356.0	356.0	35.0
DS92LX2122SQE/NOPB	WQFN	RHS	48	250	208.0	191.0	35.0
DS92LX2122SQX/NOPB	WQFN	RHS	48	2500	356.0	356.0	35.0



PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



7 x 7 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4205855/C



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated