

# TXS02324

www.ti.com.cn

#### ZHCS053-MARCH 2011

具有插槽专用双通道 LDO 的双电源 2:1 SIM 卡多路复用器/转换器

查询样品**: TXS02324** 

特性	
• 平转换器	RUK 封装 (顶视图)
<ul> <li>VDDIO 范围: 1.7V 至 3.3V</li> <li>低压降 (LDO) 稳压器</li> </ul>	IRQ SDA SCL SIMIO SIMIO
<ul> <li>带启用功能的 50mA LDO 稳压器</li> <li>1.8V 或 2.95V 可选输出电压</li> <li>2.3V 至 5.5V 输入电压范围</li> <li>超低压降:在 50mA 电流条件下为 100mV (最大值)</li> <li>通过 I<sup>2</sup>C 接口和基带处理器实现控制和通信</li> <li>ESD 保护等级超过了 JESD 22 规格的要求</li> <li>2000V 人体模型 (A114-B)</li> </ul>	RSTX IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII
<ul> <li>1000V 充电器件模型 (C101)</li> <li>封装</li> <li>20 引脚 QFN (3mm x 3mm)</li> </ul>	注:裸露的散热衬垫必须连接至地。

#### 说明/订购信息

TXS02324 是一款完整的双电源待机智能身份模块 (SIM) 卡解决方案,用于将无线基带处理器与两个单独的 SIM 用户卡相连,以存储移动手机应用程序的数据。这是一款定制器件,用于把单个 SIM/UICC 接口扩展至能够支持两 个 SIM/UICC (通用集成芯片卡)。

该器件遵循 ISO / IEC 智能卡接口要求以及 GSM 和 3G 移动标准。 它包括一个能够支持 Class B (2.95V) 和 Class C (1.8V) 接口的高速电平转换器、两个具有可在 2.95V Class B 和 1.8V Class C 接口之间选择的输出电压的 低压降 (LDO) 稳压器、一个用于配置的集成型 "快速模式" 400kb/s "从" I2C 控制寄存器接口、一个用于内部定时发 生的 32kHz 时钟输入。

电压电平转换器具有两个电源电压引脚。 VDDIO 引脚负责设定用于基带接口的基准,并可采用 1.7V 至 3.3V 的工作电压。 VSIM1 和 VSIM2 被设置为 1.8V 或 2.95V,各由一个独立的内部 LDO 稳压器供电。 集成型 LDO 可接受 2.3V 至 5.5V 的输入电池电压,并向B侧电路及外部 Class B 或 Class C SIM 卡输出高达 50mA 的电流。

订购信	自	(1)
12 火约1百	<i>μ</i> γ.	• •

T <sub>A</sub>	封装(2)		可订购的器件型号	顶端标记			
-40°C 至 85°C	QFN – RUK	卷带包装	TXS02324RUKR	ZUY			

(1) 有关最新的封装和订购信息,请参阅本文档结尾的"封装选项附录",或访问 TI 网站: www.ti.com.cn。

(2) 封装图样、热数据和符号可登录 www.ti.com/packaging 获取。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ZHCS053-MARCH 2011

www.ti.com.cn




Figure 1. Interfacing With SIM Card

TERMINAL FUNCTIONS								
NO.	NAME	TYPE <sup>(1)</sup>	POWER DOMAIN	DESCRIPTION				
1	SIM2RST	0	VSIM2	SIM2 reset				
2	VSIM2	0	VSIM2	1.8 V/2.95 V supply voltage to SIM2				
3	VBAT	Р	VBAT	Battery power supply				
4	GND	G		Ground				
5	VSIM1	0	VSIM1	1.8 V/2.95 V supply voltage to SIM1				
6	SIM1RST	0	VSIM1	SIM1 reset				
7	SIM1IO	I/O	VSIM1	SIM1 data				
8	SIM1CLK	0	VSIM1	SIM1 clock				
9	SIMRST	I	VDDIO	UICC/SIM reset from baseband				
10	SIMCLK	Ι	VDDIO	UICC/SIM clock				
11	SIMIO	I/O	VDDIO	UICC/SIM data				
12	VDDIO	Р	VDDIO	1.8-V power supply for device operation and I/O buffers toward baseband				
13	SCL	I	VDDIO	I <sup>2</sup> C clock				
14	SDA	I/O	VDDIO	I <sup>2</sup> C data				
15	IRQ	I/O	VDDIO	Interrupt to baseband. This signal is used to set the I2C address.				
16	RSTX	I	VDDIO	Active-low reset input from baseband				
17	DNU	I	VDDIO	Do not use. Should not be electrically connected.				
18	GND	G	-	GROUND				
19	SIM2CLK	0	VSIM2	SIM2 clock				
20	SIM2IO	I/O	VSIM2	SIM2 data				

(1) G = Ground, I = Input, O = Output, P = Power

ZHCS053-MARCH 2011

TXS02324



Submit Documentation Feedback

# TXS02324

Texas Instruments

www.ti.com.cn

#### ZHCS053-MARCH 2011

	Table 1. Register Overview										
			REGISTE	ER BITS				COMMAND	DEOUTED	READ	POWER-UP
B7	B6	В5	B4	B3	B2	B1	B0	BYTE (HEX)	REGISTER	OR WRITE	DEFAULT
0	0	0	1	0	0	0	1	00h	Device hardware revision information	R	0001 0001
0	0	0	0	0	0	0	0	01h	Software revision information	R	0000 0000
	nterface atus	_	nterface itus	Unused	Unused	Unused	Unused	04h	Status Register	R	0000 0000
-	nterface atus	SIM2 Voltage Select	SIM2 LDO Enable/ Disable	-	nterface itus	SIM1 Voltage Select	SIM1 LDO Enable/ Disable	08h	SIM Interface Control Register	R/W	0000 0000

# Table 1. Register Overview



#### ZHCS053 - MARCH 2011

#### Table 2. Device Hardware Revision Register (00h)

Device HW Driver Register	Bits(s)	Type (R/W)	Description
HW identification	7:0	R	This register contains the manufacturer and device ${\rm ID}^{(1)}$ (value to be specified by the manufacturer)

(1) The manufacturer ID part of this data shall remain unchanged when the HW revision ID is updated. The manufacturer ID shall uniquely identify the manufacturer. The manufacturer ID is encoded on the MSB nibble.

#### Table 3. Device Software Revision Register (01h)

Device SW Driver Register	Bits(s)	Type (R/W)	Description
SW Driver Version	7:0	R	This register contains information about the SW driver required for this device. This information shall only be updated when changes to the device requires SW modifications. Initial register value is 00h

#### Table 4. Status Register (04h)

Status Register	Bits(s)	Type (R/W)	Description
Unused	0	Unused	Unused
Unused	1	Unused	Unused
Unused	2	Unused	Unused
Unused	3	Unused	Unused
SIM1 Interface Status [1:0]	5:4 <sup>(1)</sup>	R	Status of SIM1 interface '00' Powered down with pull-downs activated '01' Isolated with pull-downs deactivated '10' Powered with pull downs activated '11' Active with pull downs deactivated
SIM2 Interface Status [1:0]	7:6 <sup>(1)</sup>	R	Status of SIM2 interface '00' Powered down with pull-downs activated '01' Isolated with pull-downs deactivated '10' Powered with pull downs activated '11' Active with pull downs deactivated

(1) The content of bits 5:4 and 7:6 reflects the value written to the state bits in the SIM Interface control register 3:2 and 7:6 respectively and the setting of the regulator bits in the SIM interface control register 0 and 4 respectively.

#### Table 5. SIM Interface Control Register (08h)<sup>(1)(2)</sup>

Status Register	Bit(s)	Type (R/W)	Description
SIM1 Regulator Control	0	R/W	<ul> <li>'0' Regulator is off, regulator output is pulled down</li> <li>'1' Regulator is powered on, regulator output pull-down is released</li> </ul>
SIM1 Regulator Voltage Selection	1	R/W	'0' 1.8 V '1' 2.95 V
SIM1 Interface State [1:0]	3:2	R/W	Status of SIM1 interface '00' Powered down state with pull-downs activated '01' Isolated state with pull-downs deactivated '10' Not allowed '11' Active state with pull downs deactivated
SIM2 Regulator Control	4	R/W	<ul><li>'0' Regulator is off, regulator output is pulled down</li><li>'1' Regulator is powered on, regulator output pull-down is released</li></ul>

(1) Reset value: 00h

(2) The state '10', on bits 3:2 and 7:6, is not prevented by HW but shall never be set by SW. State '10' means that the interface is powered with the pull-downs active, this state correspond to state '00' with the regulator being switched on. Setting the state to '10' does not have any impact on the corresponding regulator bit setting. The regulator control bits do not impact the state bits in this register. The regulator control bits however do impact the status bits in the status register.

ZHCS053 - MARCH 2011

TEXAS INSTRUMENTS

www.ti.com.cn

# Table 5. SIM Interface Control Register (08h)<sup>(1)(2)</sup> (continued)

Status Register	Bit(s)	Type (R/W)	Description
SIM2 Regulator Voltage	5	R/W	'0' 1.8 V '1' 2.95 V
SIM2 Interface State [1:0]	7:6	R/W	Status of SIM2 interface '00' Powered down state with pull-downs activated '01' Isolated state with pull-downs deactivated '10' Not allowed '11' Active state with pull downs deactivated



### **BASIC DEVICE OPERATION**

The TXS02324 is controlled through a standard I<sup>2</sup>C interface reference to VDDIO. It is connected between the two SIM card slots and the SIM/UICC interface of the baseband. The device uses VBAT and VDDIO as supply voltages. The supply voltage for each SIM card is generated by an on-chip low drop out regulator. The interface between the baseband and the TXS02324 is reference to VDDIO while the interface between the TXS02324 and the SIM card is referenced to the LDO output of either VSIM1 or VSIM2 depending on which slot is being selected. The VDDIO on the baseband side normally does not exceed 1.8V, thus voltage level shifting is needed to support a 3V SIM/UICC interface (Class B).

The TXS02324 has two basic states, the reset and operation state. The baseband utilizes information in the status registers to determine how to manipulate the control registers to properly switch between two SIM cards. These fundamental sequences are outlined below and are to help the user to successfully incorporate this device into the system.

#### DEVICE ADDRESS

The address of the device is shown below:

•	←			Slave	Address	;			
	0	1	1	1	1	0	IRQ	R/W	

Address Reference

IRQ@ Reset	R/W	Slave Address
0	0 (W)	120 (decimal), 78(h)
0	1 (R)	121 (decimal), 79(h)
1	0 (W)	122 (decimal), 7A(h)
1	1 (R)	123 (decimal), 7B(h)

#### RESET STATE

In the reset state the device settings are brought back to their default values and any SIM card that has been active is deactivated. After reset, neither of the UICC/SIM interfaces is selected. The active pull-downs at the UICC/SIM interface are automatically activated. To ensure the system powers up in an operational state, device uses an internal 32 KHz clock for internal timing generation.

- Power up the TXS02324 by asserting VBAT to enter the operation state
- I<sup>2</sup>C Interface becomes active with the VDDIO supply

**RESET** summary:

- Any pending interrupts are cleared
- I<sup>2</sup>C registers are in the default state
- Both on chip regulators are set to 1.8V and disabled
- · All SIM1 and SIM2 signals are pulled to GND

#### ZHCS053-MARCH 2011

### SETTING UP THE SIM INTERFACE

The TXS02324 supports both Class C (1.8V) or Class B (2.95V) SIM cards. In order to support these cards types, the interface on the SIM side needs to be properly setup. After power up, the system should default to SIM1 card. The following sequence outlines a rudimentary sequence of preparing the SIM1 card interface:

- Configure the SIM1 regulator to 1.8V by asserting B1 = 0 in the SIM Interface Control Register (08h). The system by default should start in 1.8V mode.
- The baseband SIM interface is set to a LOW state.
- Disable the SIM1 interface by asserting B2 = 0 and B3 = 0 in the SIM Interface Control Register.
- Disable the SIM2 interface by asserting B6 = 0 and B7 = 0 in the SIM Interface Control Register.
- VSIM1 voltage regulator should now be activated by asserting B0 = 1 in the SIM Interface Control Register.
- Enable the SIM1 interface by asserting B2 = 1 and B3 = 1 in the SIM Interface Control Register.
- The SIM1 interface (VSIM1, SIM1CLK, SIM1I/O) is now active. The TXS02324 relies on the baseband to
  perform the power up sequencing of the SIM card. If there is lack of communication between the baseband
  and the SIM card, the SIM1 interface must be powered-down and then powered up again through the
  regulator by configuring it to 2.95V by asserting B1 = 1 in the SIM Interface Control Register.

#### SWITCHING BETWEEN SIM CARDS

The following sequence outlines a rudimentary sequence of switching between the SIM1 card and SIM2 card:

- Put the SIM1 card interface into "clock stop" mode then assert B2 = 1 and B3 = 0 in the SIM Interface Control Register (08h). This will latch the state of the SIM1 interface (SIM1CLK, SIM1I/O, SIM1RST).
- There can be two scenarios when switching to SIM2 card:
  - SIM2 may be in the power off mode, B6 = 0 and B7 = 0 in the Status Register (04h). If SIM2 is in power off mode, the SIM/UICC interface will need to be set to the power off state. In this case the baseband will most likely need to go through a power up sequence iteration
  - SIM2 may already be in the "clock stop" mode, B6 = 1 and B7 = 0 in the Status Register (04h). If SIM2 is
    in "clock stop" mode, the interface between the baseband and the device is set to the clock stop mode
    levels that correspond to the SIM2 card interface.
- After determining whether the SIM2 card is either in power off mode or clock stop mode, the SIM2 card interface is then activated by asserting B6 = 1 and B7 = 1 in the SIM Interface Control Register (08h) and the negotiation between the baseband and card can continue.
- Switching from SIM2 to SIM1 done in the same manner.



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)

#### Level Translator<sup>(1)</sup>

			MIN	MAX	UNIT
VDDIO	Supply voltage range	-0.3	4.0	V	
		V_I/O-port	-0.5	4.6	
VI	Input voltage range	VSIMx-port	-0.5	4.6	V
		Control inputs	-0.5	4.6	
N/	Voltage range applied to any output in the high-impedance or	V_I/O-port	-0.5	4.6	N/
Vo	power-off state	VSIMx-port	-0.5	4.6	V
.,	Voltage range applied to any output in the high or low state	V_I/O-port	-0.5	4.6	
Vo		VSIMx-port	-0.5	4.6	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current	1		±50	mA
	Continuous current through V <sub>CCA</sub> or GND		±100	mA	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### LDO<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	-0.3	6	V	
V <sub>OUT</sub>	Output voltage range	-0.3	6	V	
TJ	Junction temperature range	-55	150	°C	
T <sub>stg</sub>	Storage temperature range		-55	150	°C
		Human-Body Model (HBM)		2	kV
	ESD rating		1000	V	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. ZHCS053-MARCH 2011

www.ti.com.cn

ISTRUMENTS

EXAS

### THERMAL IMPEDANCE RATINGS

				UNIT
$\theta_{JA}$	Package thermal impedance <sup>(1)</sup>	RUK package	94.1	°C/W

(1) The package thermal impedance is calculated in accordance with JESD 51-7.

#### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup> Level Translator

		Description	MIN	MAX	UNIT
VDDIO	Supply voltage		1.7	3.3	V
V <sub>IH</sub>	High-level input voltage	Applies to pins: RSTX, SCL,	VDDIO × 0.7	1.9	V
V <sub>IL</sub>	Low-level input voltage	SDA, IRQ, SIMRST, SIMCLK, SIMIO	0	VDDIO × 0.3	V
Δt/Δv	Input transition rise or fall rate			5	ns/V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

 All unused data inputs of the device must be held at V<sub>CCI</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



ZHCS053-MARCH 2011

#### ELECTRICAL CHARACTERISTICS Level Translator

over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	VDDIO	VSIM1	VSIM2	MIN	TYP <sup>(</sup> 1)	МАХ	UNIT		
	SIM1RST	I <sub>OH</sub> = −100 μA				VSIM1 × 0.8					
	SIM1CLK	Push-Pull				VSIM1 × 0.8					
	SIM1IO	I <sub>OH</sub> = −10 μA Open-Drain			1.8 V / 2.95	VSIM1 × 0.8					
V <sub>ОН</sub>	SIM2RST	I <sub>OH</sub> = −100 μA	1.7 V to		V	VSIM2 × 0.8			v		
· 01	SIM2CLK	Push-Pull	3.3 V	(Supplied by LDO)	(Supplied by LDO)	VSIM2 × 0.8					
	SIM2IO	I <sub>OH</sub> = –10 μA Open-Drain		5, 200)	200)	VSIM2 × 0.8					
	SIMIO	I <sub>OH</sub> = –10 μA Open-Drain				VDDIO × 0.8					
	SIM1RST	I <sub>OL</sub> = 1 mA Push-Pull						VSIM1 × 0.2			
	SIM1CLK	I <sub>OL</sub> = 1 mA Push-Pull							VSIM1 × 0.2		
	SIM1IO	I <sub>OL</sub> = 1 mA Open-Drain		1.8 V / 2.95	1.8 V / 2.95			0.3			
V <sub>OL</sub>	SIM2RST	I <sub>OL</sub> = 1 mA Push-Pull	1.7 V to 3.3 V	V (Supplied	V (Supplied by			VSIM2 × 0.2	V		
	SIM2CLK	I <sub>OL</sub> = 1 mA Push-Pull				by LDO)	LDO)			VSIM2 × 0.2	
	SIM2IO	I <sub>OL</sub> = 1 mA Open-Drain						0.3			
	SIMIO	I <sub>OL</sub> = 1 mA Open-Drain						0.3			
I	Control inputs V <sub>I</sub> = OE		1.7 V to 3.3 V	1.8 V / 2.95 V (Supplied by LDO)	1.8 V / 2.95 V (Supplied by LDO)			±1	μA		
I <sub>CC I/C</sub>	)	$V_{I} = V_{CCI}$ $I_{O} = 0$	1.7 V to 3.3 V	1.8 V / 2.95 V (Supplied by LDO)	1.8 V / 2.95 V (Supplied by LDO)			±5	μA		
Cio	SIM_I/O port						7		pF		
-10	SIMx port						4		- "		
Ci	Control inputs	$V_{I} = V_{I}/O \text{ or } GND$					3		pF		
	Clock input								.		

(1) All typical values are at  $T_A = 25^{\circ}C$ .

ZHCS053-MARCH 2011

### ELECTRICAL CHARACTERISTICS LDO (Control Input Logic = High)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	NS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
VBAT	Input voltage			2.3		5.5	V
N/	Output up have	Class-B Mode		2.82	2.95	3.18	V
V <sub>OUT</sub>	Output voltage	Class-C Mode		1.65	1.8	1.95	V
V <sub>DO</sub>	Dropout voltage	I <sub>OUT</sub> = 50 mA	I <sub>OUT</sub> = 50 mA			100	mV
	Cround his ourrest	I <sub>OUT</sub> = 0 mA				35	
I <sub>GND</sub>	Ground-pin current	I <sub>OUT</sub> = 50 mA			150	μA	
I <sub>SHDN</sub>	Shutdown current (I <sub>GND</sub> )	$V_{ENx} \le 0.4 \text{ V}, (\text{VSIMx} + \text{V}_{DO})$ V, T <sub>J</sub> = 85°C			3	μA	
I <sub>OUT(SC)</sub>	Short-circuit current	$R_L = 0 \Omega$				400	mA
C <sub>OUT</sub>	Output Capacitor				1		μF
		VBAT = 3.25 V,	f = 1 kHz	50			
PSRR	Power-supply rejection ratio	VSIMx = 1.8 V or 3 V, C <sub>OUT</sub> = 1 μF, I <sub>OUT</sub> = 50 mA	f = 10 kHz	40			dB
T <sub>STR</sub>	Start-up time	$\label{eq:VSIMx} \begin{array}{l} VSIMx = 1.8 \ V \ or \ 3 \ V, \ I_{OUT} = 10 \ mA, \\ C_{OUT} = 1 \ \mu F \end{array}$				50	μS
TJ	Operating junction temperature			-40		85	°C

(1) All typical values are at  $T_A = 25^{\circ}C$ .

### **GENERAL ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT	
Hyst	Internal hysteresis of comparator			±50		mV
R <sub>SIMPU</sub>	SIM I/O pull-up			20		kΩ
R <sub>SIMxPU</sub>		Class B		7.5		1-0
	SIMx I/O pull-up	Class C	4.5			- kΩ
R <sub>SIMPD</sub>	SIMx I/O pull-down	Active pull-downs are connected to the VSIM1/2 regulator output to the SIM1/2 CLK, SIM1/2 RST, SIM1/2 I/O when the respective regulator is disabled		2		kΩ



TXS02324

#### www.ti.com.cn

### SWITCHING CHARACTERISTICS VSIMx = 1.8 V or 2.95 V Supplied by Internal LDO, VBAT = 2.3V to 5.5V

over recommended operating free-air temperature range (unless otherwise noted)

DADAN		TEST	V_I/O = 1.7 V to 3.3 V	LINUT	
PARAM	AETER	CONDITIONS	ТҮР	UNIT	
	SIMIO	Open Drain	210	ns	
t <sub>rA</sub> Baseband side to SIM side	SIMRST	Push Pull	4.3	ns	
	SIMCLK	Push Pull	4	ns	
	SIMxIO	Open Drain	16	ns	
t <sub>rA</sub> Baseband side to SIM side	SIMRST	Push Pull	4	ns	
	SIMxCLK	Push Pull	5	ns	
$$t_{\rm rB}$$ SIM side to Baseband side	SIMxIO	Open Drain	210	ns	
t <sub>rB</sub> SIM side to Baseband side	SIMxIO	Open Drain	6	ns	
f <sub>max</sub>	SIMxCLK	Push Pull	5	MHz	
	SIMCLK to SIMxCLK	Push Pull	8	ns	
	SIMRST to SIMxRST	Push Pull	8	ns	
t <sub>PLH</sub>	SIMIO to SIMxIO	Open Drain	260	ns	
	SIMxIO to SIMIO	Open Drain	260	ns	
	SIMCLK to SIMxCLK	Push Pull	7	ns	
	SIMRST to SIMxRST	Push Pull	7	ns	
t <sub>PHL</sub>	SIMIO to SIMxIO	Open Drain	23	ns	
	SIMxIO to SIMIO	Open Drain	23	ns	

#### ZHCS053-MARCH 2011

### **OPERATING CHARACTERISTICS**

 $T_{A}$  = 25°C,  $V_{SIMx}$  = 1.8 V for Class C,  $V_{SIMx}$  = 2.95 V for Class B

	PARAMETER	TEST CONDITIONS	ТҮР	UNIT
(1)	Class B	$C_{L} = 0,$	11	
C <sub>pd</sub> <sup>(1)</sup>	Class C	f = 5 MHz, $t_r = t_f = 1 ns$	9.5	pF

(1) Power dissipation capacitance per transceiver



ZHCS053-MARCH 2011

#### **APPLICATION INFORMATION**

The LDO's included on the TXS02324 achieve ultra-wide bandwidth and high loop gain, resulting in extremely high PSRR at very low headroom ( $V_{BAT} - V_{SIM1/2}$ ). The TXS02324 provides fixed regulation at 1.8V or 2.95V. Low noise, enable (through I<sup>2</sup>C control), low ground pin current make it ideal for portable applications. The device offers sub-bandgap output voltages, current limit and thermal protection, and is fully specified from -40°C to +85°C.




Figure 2. Typical Application circuit for TXS02324

#### Input and Output Capacitor Requirements

It is good analog design practice to connect a 1.0 µF low equivalent series resistance (ESR) capacitor across the input supply (VBAT) near the regulator. Also, a 0.1 µF is required for the logic core supply (VDDIO).

This capacitor will counteract reactive input sources and improve transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. The LDO's are designed to be stable with standard ceramic capacitors of values 1.0  $\mu$ F or larger. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR should be < 1.0  $\Omega$ .

#### Output Noise

In most LDO's, the bandgap is the dominant noise source. To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\rm IN}$  and  $V_{\rm OUT}$ , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

#### Internal Current Limit

The TXS02324 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TXS02324 has a built-in body diode that conducts current when the voltage at  $V_{SIM1/2}$  exceeds the voltage at  $V_{BAT}$ . This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

#### Dropout Voltage

The TXS02324 uses a PMOS pass transistor to achieve low dropout. When  $(V_{BAT} - V_{SIM1/2})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass element.  $V_{DO}$  will approximately scale with output current because the PMOS device behaves like a resistor in dropout.

#### Startup

The TXS02324 uses a quick-start circuit which allows the combination of very low output noise and fast start-up times. Note that for fastest startup,  $V_{BATT}$  should be applied first, and then enabled by asserting the I<sup>2</sup>C register.

Copyright © 2011, Texas Instruments Incorporated

#### ZHCS053-MARCH 2011



#### **Transient Response**

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

#### Minimum Load

The TXS02324 is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TXS02324 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.


#### THERMAL INFORMATION

#### **Thermal Protection**

Thermal protection disables the output when the junction temperature rises to approximately +160°C, allowing the device to cool. When the junction temperature cools to approximately +140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.


Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to +85°C maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +85°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TXS02324 has been designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the TXS02324 into thermal shutdown will degrade device reliability.



#### TYPICAL CHARACTERISTICS








Figure 7. Load Regulation, Iout = 50 mA, Class-B

0 I<sub>O</sub> = 50 mA -0.2 -0.4 -0.6 -40°C Vsim 85°Ć Vsim -0.8

> 25 30 35


IOUT - Output Current - mA


Figure 6. Load Regulation, lout = 50 mA, Class-C

-1

-2

0 5 10 15 20





#### Figure 8. Line Regulation, lout = 50 mA, Class-C

Figure 5. Output Voltage vs Temperature, Class-B/C

ZHCS053-MARCH 2011

25°C Vsim

40


45 50

TXS02324

TEXAS INSTRUMENTS

#### ZHCS053-MARCH 2011

www.ti.com.cn



#### 重要声明

德州仪器 (TI)及其下属子公司有权在不事先通知的情况下,随时对所提供的产品和服务进行更正、修改、增强、改进或其它更改,并有权随时中止提供任何产品和服务。客户在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的 TI 销售条款与条件。

TI 保证其所销售的硬件产品的性能符合 TI 标准保修的适用规范。 仅在 TI 保修的范围内,且 TI 认为有必要时才会使用测试或其它质量控制技术。 除非政府做出了硬性规定,否则没有必要对每种产品的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 产品或服务的组合设备、机器、流程相关的 TI 知识产权中授予的直接 或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服务的许可、授 权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它知识产权方面的许 可。

对于 TI 的数据手册或数据表,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。在复制 信息的过程中对内容的篡改属于非法的、欺诈性商业行为。 TI 对此类篡改过的文件不承担任何责任。

在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示授权,且这是非法的、 欺诈性商业行为。 TI 对此类虚假陈述不承担任何责任。

可访问以下 URL 地址以获取有关其它 TI 产品和应用解决方案的信息:

产品

放大器	http://www.ti.com.cn/amplifiers
数据转换器	http://www.ti.com.cn/dataconverters
DSP	http://www.ti.com.cn/dsp
接口	http://www.ti.com.cn/interface
逻辑	http://www.ti.com.cn/logic
电源管理	http://www.ti.com.cn/power
微控制器	http://www.ti.com.cn/microcontrollers
应用	
音频	http://www.ti.com.cn/audio
汽车	http://www.ti.com.cn/automotive
宽带	http://www.ti.com.cn/broadband
数字控制	http://www.ti.com.cn/control
光纤网络	http://www.ti.com.cn/opticalnetwork
安全	http://www.ti.com.cn/security
电话	http://www.ti.com.cn/telecom
视频与成像	http://www.ti.com.cn/video
无线	http://www.ti.com.cn/wireless

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2006, Texas Instruments Incorporated



10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TXS02324RUKR	ACTIVE	WQFN	RUK	20	3000	RoHS & Green	(6) NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZUY	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(<sup>6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# **RUK0020B**



# **PACKAGE OUTLINE**

### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RUK0020B**

# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RUK0020B**

# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司