

2.5V 至 3.3V 高性能时钟缓冲器

 查询样品: **CDCVF2310-EP**

特性

- 高性能 **1:10** 时钟驱动器
- 在 V_{DD} 为 **3.3V** 时, 运行频率高达 **200MHz**
- 在 V_{DD} 为 **3.3V** 时, 引脚到引脚偏斜小于 **100ps**
- V_{DD} 范围: **2.3V 至 3.6V**
- 输出使能毛刺脉冲抑制
- 将一个时钟输入分频至五个输出的两个组
- **25Ω** 片载串联阻尼电阻器
- 采用 **24** 引脚薄型小尺寸封装 (**TSSOP**)

应用范围

- 通用应用

支持国防、航空航天、和医疗应用

- 受控基线
- 一个组装和测试场所
- 一个制造场所
- 支持军用 (**-55°C 至 125°C**) 温度范围 ⁽¹⁾
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性

(1) 可定制工作温度范围

说明


CDCVF2310 是一款运行频率高达 200MHz 的高性能、低偏斜时钟缓冲器。五个输出的两个组中的每一个组提供 CLK 的低偏斜副本。加电后, 无论控制引脚的状态如何, 输出的缺省状态为低电平。对于正常运行, 当控制引脚 (分别为 1G 或 2G) 被保持在低电平并且在 CLK 输入上检测到一个负时钟边沿时, 组 1Y[0:4] 或 2Y[0:4] 的输出可被置于低电平状态。当控制引脚 (1G 和 2G) 被保持在高电平并且在 CLK 输入上检测到一个负时钟边沿时, 组 1Y[0:4] 或 2Y[0:4] 的输出可被切换至缓冲器模式。此器件运行在一个 2.5V 和 3.3V 环境中。内置的输出使能毛刺脉冲抑制可确保一个已同步的输出使能序列以分配完全周期时钟信号。

CDCVF2310 运行温度范围为 -55°C 至 125°C。

Table 1. ORDERING INFORMATION⁽¹⁾

T_J	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
-55°C to 125°C	TSSOP - PW	CDCVF2310MPWREP	CKV2310EP	V62/13603-01XE
		CDCVF2310MPWEP	CKV2310EP	V62/13603-01XE-T

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

FUNCTIONAL BLOCK DIAGRAM




Table 2. FUNCTION TABLE

INPUT			OUTPUT	
1G	2G	CLK	1Y[0:4]	2Y[0:4]
L	L	↓	L	L
H	L	↓	CLK ⁽¹⁾	L
L	H	↓	L	CLK ⁽¹⁾
H	H	↓	CLK ⁽¹⁾	CLK ⁽¹⁾

- (1) After detecting one negative edge on the CLK input, the output follows the input CLK if the control pin is held high.

Terminal Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
1G	11	I	Output enable control for 1Y[0:4] outputs. This output enable is active-high, meaning the 1Y[0:4] clock outputs follow the input clock (CLK) if this pin is logic high.
2G	13	I	Output enable control for 2Y[0:4] outputs. This output enable is active-high, meaning the 2Y[0:4] clock outputs follow the input clock (CLK) if this pin is logic high.
1Y[0:4]	3, 4, 5, 8, 9	O	Buffered output clocks
2Y[0:4]	21, 20, 17, 16, 12	O	Buffered output clocks
CLK	24	I	Input reference frequency
GND	1, 6, 7, 18, 19		Ground
V _{DD}	2, 10, 14, 15, 22, 23		DC power supply, 2.3 V – 3.6 V

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range (unless otherwise noted) ⁽¹⁾

Supply voltage range, V _{DD}	–0.5 V to 4.6 V
Input voltage range, V _I ⁽²⁾ ⁽³⁾	–0.5 V to V _{DD} + 0.5 V
Output voltage range, V _O ⁽²⁾ ⁽³⁾	–0.5 V to V _{DD} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})	±50 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})	±50 mA
Continuous total output current, I _O (V _O = 0 to V _{DD})	±50 mA
Storage temperature range T _{stg}	–65°C to 150°C

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) This value is limited to 4.6 V maximum.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		CDCVF2310		UNITS
		PW		
		24 PINS		
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	91.7		°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	31.2		
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	46.4		
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	1.5		
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	45.8		
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A		

- (1) 有关传统和新的热 度量的更多信息，请参阅 *IC 封装热量应用报告*，[SPRA953](#)。
- (2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的指定，在一个 JEDEC 标准高 K 电路板上进行仿真，从而获得自然 对流条件下的结至环境热阻。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳（顶部）的热阻。不存在特定的 JEDEC 标准测试，但 可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明，通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结板热阻。
- (5) 结至顶部特征参数， ψ_{JT} ，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中 描述的程序从仿真数据中提取出该参数以便获得 θ_{JA} 。
- (6) 结至电路板特征参数， ψ_{JB} ，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中 描述的程序从仿真数据中提取出该参数以便获得 θ_{JA} 。
- (7) 通过在外露（电源）焊盘上进行冷板测试仿真来获得 结至芯片外壳（底部）热阻。不存在特定的 JEDEC 标准 测试，但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	NOM	MAX	UNIT
Supply voltage, V_{DD}		2.3	2.5		V
			3.3	3.6	
Low-level input voltage, V_{IL}	$V_{DD} = 3\text{ V to }3.6\text{ V}$			0.8	V
	$V_{DD} = 2.3\text{ V to }2.7\text{ V}$			0.7	
High-level input voltage, V_{IH}	$V_{DD} = 3\text{ V to }3.6\text{ V}$	2			V
	$V_{DD} = 2.3\text{ V to }2.7\text{ V}$	1.7			
Input voltage, V_I		0		V_{DD}	V
High-level output current, I_{OH}	$V_{DD} = 3\text{ V to }3.6\text{ V}$			12	mA
	$V_{DD} = 2.3\text{ V to }2.7\text{ V}$			6	
Low-level output current, I_{OL}	$V_{DD} = 3\text{ V to }3.6\text{ V}$			12	mA
	$V_{DD} = 2.3\text{ V to }2.7\text{ V}$			6	
Operating junction temperature, T_J		-55		125	°C

- (1) Unused inputs must be held high or low to prevent them from floating.

ELECTRICAL CHARACTERISTICS

over recommended operating junction temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input voltage	$V_{DD} = 3\text{ V}$,	$I_I = -18\text{ mA}$			-1.2	V
I_I	Input current	$V_I = 0\text{ V}$ or V_{DD}				±5	µA
$I_{DD}^{(2)}$	Static device current	CLK = 0 V or V_{DD} ,	$I_O = 0\text{ mA}$			100	µA
C_I	Input capacitance	$V_{DD} = 2.3\text{ V}$ to 3.6 V ,	$V_I = 0\text{ V}$ or V_{DD}		2.5		pF
C_O	Output capacitance	$V_{DD} = 2.3\text{ V}$ to 3.6 V ,	$V_I = 0\text{ V}$ or V_{DD}		2.8		pF
$V_{DD} = 3.3\text{ V} \pm 0.3\text{ V}$							
V_{OH}	High-level output voltage	$V_{DD} = \text{min to max}$,	$I_{OH} = -100\text{ µA}$	$V_{DD} - 0.2$			V
		$V_{DD} = 3\text{ V}$	$I_{OH} = -12\text{ mA}$	2.1			
			$I_{OH} = -6\text{ mA}$	2.4			
V_{OL}	Low-level output voltage	$V_{DD} = \text{min to max}$,	$I_{OL} = -100\text{ µA}$			0.2	V
		$V_{DD} = 3\text{ V}$	$I_{OL} = 12\text{ mA}$			0.8	
			$I_{OL} = 6\text{ mA}$			0.55	
I_{OH}	High-level output current	$V_{DD} = 3\text{ V}$,	$V_O = 1\text{ V}$	-28			mA
		$V_{DD} = 3.3\text{ V}$,	$V_O = 1.65\text{ V}$	-36			
		$V_{DD} = 3.6\text{ V}$,	$V_O = 3.135\text{ V}$	-14			
I_{OL}	Low-level output current	$V_{DD} = 3\text{ V}$,	$V_O = 1.95\text{ V}$	28			mA
		$V_{DD} = 3.3\text{ V}$,	$V_O = 1.65\text{ V}$	36			
		$V_{DD} = 3.6\text{ V}$,	$V_O = 0.4\text{ V}$	14			
$V_{DD} = 2.5\text{ V} \pm 0.2\text{ V}$							
V_{OH}	High-level output voltage	$V_{DD} = \text{min to max}$,	$I_{OH} = -100\text{ µA}$	$V_{DD} - 0.2$			V
		$V_{DD} = 2.3\text{ V}$	$I_{OH} = -6\text{ mA}$	1.8			
V_{OL}	Low-level output voltage	$V_{DD} = \text{min to max}$,	$I_{OL} = 100\text{ µA}$			0.2	V
		$V_{DD} = 2.3\text{ V}$	$I_{OL} = 6\text{ mA}$			0.55	
I_{OH}	High-level output current	$V_{DD} = 2.3\text{ V}$,	$V_O = 1\text{ V}$	-15			mA
		$V_{DD} = 2.5\text{ V}$,	$V_O = 1.25\text{ V}$	-25			
		$V_{DD} = 2.7\text{ V}$,	$V_O = 2.375\text{ V}$	-10			
I_{OL}	Low-level output current	$V_{DD} = 2.3\text{ V}$,	$V_O = 1.2\text{ V}$	15			mA
		$V_{DD} = 2.5\text{ V}$,	$V_O = 1.25\text{ V}$	25			
		$V_{DD} = 2.7\text{ V}$,	$V_O = 0.3\text{ V}$	10			

(1) All typical values are at respective nominal V_{DD} .

(2) For I_{CC} over frequency, see [Figure 6](#).

TIMING REQUIREMENTS

over recommended ranges of supply voltage and operating junction temperature

		MIN	NOM	MAX	UNIT	
f_{clk}	Clock frequency	$V_{\text{DD}} = 3 \text{ V to } 3.6 \text{ V}$		0	200	MHz
		$V_{\text{DD}} = 2.3 \text{ V to } 2.7 \text{ V}$		0	170	

JITTER CHARACTERISTICS

Characterized using CDCVF2310 Performance EVM when $V_{\text{DD}}=3.3 \text{ V}$. Outputs not under test are terminated to 50Ω .

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{jitter}	Additive phase jitter from input to output 1Y0	12 kHz to 5 MHz, $f_{\text{out}} = 30.72 \text{ MHz}$			52		fs rms
		12 kHz to 20 MHz, $f_{\text{out}} = 125 \text{ MHz}$			45		

SWITCHING CHARACTERISTICS

over recommended operating junction temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{\text{DD}} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (see Figure 2)							
t_{PLH}	CLK to Yn	f = 0 MHz to 200 MHz For circuit load, see Figure 2.		1.3		3.3	ns
t_{PHL}							
$t_{\text{sk(o)}}$	Output skew (Ym to Yn) ⁽¹⁾ (see Figure 4)					100	ps
$t_{\text{sk(p)}}$	Pulse skew (see Figure 5)					570	ps
$t_{\text{sk(pp)}}$	Part-to-part skew					500	ps
t_{r}	Rise time (see Figure 3)		$V_{\text{O}} = 0.4 \text{ V to } 2 \text{ V}$		0.7	2.2	V/ns
t_{f}	Fall time (see Figure 3)		$V_{\text{O}} = 2 \text{ V to } 0.4 \text{ V}$		0.7	2.2	V/ns
$t_{\text{su(en)}}$	Enable setup time, G_high before CLK ↓				0.1		ns
$t_{\text{su(dis)}}$	Disable setup time, G_low before CLK ↓				0.1		ns
$t_{\text{h(en)}}$	Enable hold time, G_high after CLK ↓				0.4		ns
$t_{\text{h(dis)}}$	Disable hold time, G_low after CLK ↓				0.4		ns
$V_{\text{DD}} = 2.5 \text{ V} \pm 0.2 \text{ V}$ (see Figure 2)							
t_{PLH}	CLK to Yn	f = 0 MHz to 170 MHz For circuit load, see Figure 2.		1.5		4	ns
t_{PHL}							
$t_{\text{sk(o)}}$	Output skew (Ym to Yn) ⁽¹⁾ (see Figure 4)					170	ps
$t_{\text{sk(p)}}$	Pulse skew (see Figure 5)					680	ps
$t_{\text{sk(pp)}}$	Part-to-part skew					600	ps
t_{r}	Rise time (see Figure 3)		$V_{\text{O}} = 0.4 \text{ V to } 1.7 \text{ V}$		0.5	1.4	V/ns
t_{f}	Fall time (see Figure 3)		$V_{\text{O}} = 1.7 \text{ V to } 0.4 \text{ V}$		0.5	1.4	V/ns
$t_{\text{su(en)}}$	Enable setup time, G_high before CLK ↓				0.1		ns
$t_{\text{su(dis)}}$	Disable setup time, G_low before CLK ↓				0.1		ns
$t_{\text{h(en)}}$	Enable hold time, G_high after CLK ↓				0.4		ns
$t_{\text{h(dis)}}$	Disable hold time, G_low after CLK ↓				0.4		ns

(1) The $t_{\text{sk(o)}}$ specification is only valid for equal loading of all outputs.

DETAILED DESCRIPTION

Output Enable Glitch Suppression Circuit

The purpose of the glitch suppression circuitry is to ensure the output enable sequence is synchronized with the clock input such that the output buffer is enabled or disabled on the next full period of the input clock (negative edge triggered by the input clock) (see [Figure 1](#)).

The G input must fulfill the timing requirements (t_{su} , t_h) according to the *Switching Characteristics* table for predictable operation.





Figure 1. Enable and Disable Mode Relative to CLK↓

PARAMETER MEASUREMENT INFORMATION



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 200$ MHz, $Z_O = 50 \Omega$, $t_r < 1.2$ ns, $t_f < 1.2$ ns.

Figure 2. Test Load Circuit




Figure 3. Voltage Waveforms Propagation Delay Times





Figure 4. Output Skew



NOTE: $t_{sk(p)} = |t_{PLH} - t_{PHL}|$

Figure 5. Pulse Skew

PARAMETER MEASUREMENT INFORMATION (continued)




Figure 6.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCVF2310MPWEP	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CKV2310EP	Samples
CDCVF2310MPWREP	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CKV2310EP	Samples
V62/13603-01XE	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CKV2310EP	Samples
V62/13603-01XE-T	ACTIVE	TSSOP	PW	24	60	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CKV2310EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220208/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

EXAMPLE BOARD LAYOUT

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X



SOLDER MASK DETAILS

4220208/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0024A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2020 德州仪器半导体技术（上海）有限公司