

# LOW-VOLTAGE DUAL DIFFERENTIAL 1:5 LVPECL CLOCK DRIVER

Check for Samples: CDCLVP215

#### **FEATURES**

- 2x One Differential Clock Input Pair LVPECL to 5 Differential LVPECL Clock Outputs
- Fully Compatible With LVPECL/LVECL
- Supports a Wide Supply Voltage Range From 2.375 V to 3.8 V
- Open Input Default State
- Low-Output Skew (Typ 15 ps) for Clock-Distribution Applications
- V<sub>BB</sub> Reference Voltage Output for Single-Ended Clocking
- Available in the QFN32 Package
- Frequency Range From DC to 3.5 GHz
- Pin-to-Pin Compatible With the MC100 Series EP111, LVEP210, ES6111, LVEP111

#### **APPLICATIONS**

- Designed for Driving 50-Ω Transmission Lines
- High Performance Clock Distribution


#### **DESCRIPTION**

The CDCLVP215 clock driver distributes two times one differential clock pair of LVPECL, (CLKA, CLKB) to 5 pairs of differential LVPECL clock (QA0..QA4, QB0..QB4) outputs with minimum skew for clock distribution. The CDCLVP215 specifies low output-to-output skew. The CDCLVP215 is specifically designed for driving  $50-\Omega$  transmission lines. When an output pair is not used, leaving it open is recommended to reduce power consumption. If only one of the output pairs is used, the other output pair must be identically terminated to  $50~\Omega$ .

The  $V_{BB}$  reference voltage output is used if single-ended input operation is required. In this case, the  $V_{BB}$  pin should be connected to  $\overline{CLKB}$  and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP215 is characterized for operation from -40°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PowerPAD is a trademark of Texas Instruments.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



#### **PIN FUNCTIONS**

	PIN	DESCRIPTION
NAME	NO.	DESCRIPTION
NC	2	Not connected
CLKA, CLKA	3, 4	Differential LVECL/LVPECL input pair
CLKB, CLKB	6, 7	Differential LVECL/LVPECL input pair
Q [A0:A4]	22, 24, 27, 29, 31	LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKA.
Q [A0:A4]	21,23, 26, 28, 30	$\begin{tabular}{ll} $\underline{\sf LVECL/LVPECL}$ complementary clock outputs, these outputs provide low-skew copies of $\overline{\sf CLKA}$. \end{tabular}$
Q [B0:B4]	11, 13, 15, 18, 20	LVECL/LVPECL clock outputs, these outputs provide low-skew copies of CLKB.
Q [B0:B4]	10, 12, 14, 17, 19	LVECL/LVPECL complementary clock outputs, these outputs provide low-skew copies of CLKB.
$V_{BB}$	5	Reference voltage output for single-ended input operation
V <sub>CC</sub>	1, 9, 16, 25, 32	Supply voltage
V <sub>EE</sub>	8	Device ground or negative supply voltage in ECL mode
PowerPAD™	0	The PowerPAD of the QFN32 package is thermally connected to the die to improve the heat transfer out of the package. This pad is connected to $V_{\text{EE}}$ .

- CLKn pull down resistor 75 kΩ
- CLKn pull up resistor 37.5 kΩ
- CLKn pull down resistor 50 kΩ



#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
$V_{CC}$	Supply voltage (relative to V <sub>EE</sub> )	-0.3 to 4.6	V
VI	Input voltage	-0.3 to V <sub>CC</sub> + 0.5	V
Vo	Output voltage	-0.3 to V <sub>CC</sub> + 0.5	V
I <sub>IN</sub>	Input current	±20	mA
V <sub>EE</sub>	Negative supply voltage (relative to V <sub>CC</sub> )	-4.6 to 0.3	V
I <sub>BB</sub>	Sink/source current	-1 to 1	mA
Io	DC output current	-50	mA
T <sub>stg</sub>	Storage temperature range	-65 to 150	°C

#### RECOMMENDED OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage (relative to V <sub>EE</sub> )	2.375	2.5/3.3	3.8	V
T <sub>A</sub>	Operating free-air temperature	-40		85	°C

# **PACKAGE THERMAL IMPEDANCE**

		TEST CONDITION	MIN MAX	UNIT
		0 LFM	49	°C/W
Δ	Thermal resistance junction to ambient <sup>(1)</sup>	150 LFM	37	°C/W
$\theta_{JA}$	Thermal resistance juriculon to ambient	250 LFM	36	°C/W
		500 LFM	32	°C/W
$\theta_{\text{JC}}$	Thermal resistance junction to case		19	°C/W

<sup>(1)</sup> According to JESD 51-7 standard.

# LVECL DC ELECTRICAL CHARACTERISTICS

Vsupply:  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -2.375 \text{ V}$  to -3.8 V

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
I <sub>EE</sub>	Supply internal current	Absolute value of current	-40°C, 25°C, 85°C	40		90	mA
			-40°C			354	
$I_{CC}$	Output and internal supply current	All outputs terminated 50 $\Omega$ to $V_{CC}$ – 2 $V$	25°C			380	mA
			85°C			405	
I <sub>IN</sub>	Input current	Includes pullup/pulldown resistors V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = V <sub>CC</sub> - 2 V	-40°C, 25°C, 85°C	-150		150	μΑ
V	Internally generated bias	For $V_{EE} = -3$ to $-3.8$ V, $I_{BB} = -0.2$ mA	-40°C, 25°C, 85°C	-1.45	-1.3	-1.15	V
$V_{BB}$	voltage	$V_{EE} = -2.375 \text{ to } -2.75 \text{ V}, I_{BB} = -0.2 \text{ mA}$	-40°C, 25°C, 85°C	-1.4	-1.25	-1.1	V
V <sub>ID</sub>	Input amplitude (CLKn, CLKn)	Difference of input   V <sub>IH</sub> – V <sub>IL</sub>   , See <sup>(1)</sup>	-40°C, 25°C, 85°C	0.5		1.3	V
V <sub>CM</sub>	Commo <u>n-mo</u> de voltage (CLKn, CLKn)	DC offset relative to V <sub>EE</sub>	-40°C, 25°C, 85°C	V <sub>EE</sub> + 1		-0.3	V

<sup>(1)</sup> V<sub>ID</sub> minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V<sub>ID</sub> of 100 mV.



# LVECL DC ELECTRICAL CHARACTERISTICS (continued)

Vsupply:  $V_{CC}$  = 0 V,  $V_{EE}$  = -2.375 V to -3.8 V

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
			-40°C	-1.26		-0.85	
$V_{OH}$	High-level output voltage	$I_{OH} = -21 \text{ mA}$	25°C	-1.2		-0.85	V
			85°C	-1.15		-0.85	
			-40°C	-1.85		-1.5	
$V_{OL}$	Low-level output voltage	$I_{OL} = -5 \text{ mA}$	25°C	-1.85		-1.45	V
			85°C	-1.85		-1.4	
V <sub>OD</sub>	Differential output voltage swing	Terminated with 50 $\Omega$ to $V_{CC}$ – 2 $V$ , See Figure 3	-40°C 25°C, 85°C	600			mV

#### LVPECL DC ELECTRICAL CHARACTERISTICS

Vsupply:  $V_{CC} = 2.375 \text{ V to } 3.8 \text{ V}, V_{EE} = 0 \text{ V}$ 

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
I <sub>EE</sub>	Supply internal current	Absolute value of current	-40°C, 25°C, 85C	40		90	mA	
			-40°C			354		
$I_{CC}$	Output and internal supply current	All outputs terminated 50 $\Omega$ to V <sub>CC</sub> – 2 V	25°C			380	mA	
			85°C			405		
I <sub>IN</sub>	Input current	Includes pullup/pulldown resistors $V_{IH} = V_{CC}$ , $V_{IL} = V_{CC}$ - 2 V	–40°C, 25°C, 85°C	-150		150	μΑ	
V	Internally generated	$V_{CC}$ = 3 to 3.8 V, $I_{BB}$ = -0.2 mA	–40°C, 25°C, 85°C	V <sub>CC</sub> – 1.45	V <sub>CC</sub> – 1.3	V <sub>CC</sub> – 1.15	<	
V <sub>BB</sub> bias vol	bias voltage	$V_{CC}$ = 2.375 to 2.75 V, $I_{BB}$ = -0.2 mA	-40°C, 25°C, 85°C	V <sub>CC</sub> – 1.4	V <sub>CC</sub> – 1.25	V <sub>CC</sub> – 1.1	V	
V <sub>ID</sub>	Input amplitude (CLKn, CLKn)	Difference of input   V <sub>IH</sub> – V <sub>IL</sub>   , see <sup>(1)</sup>	–40°C, 25°C, 85°C	0.5		1.3	<b>&gt;</b>	
V <sub>CM</sub>	Common-mode_voltage (CLKn, CLKn)	DC offset relative to V <sub>EE</sub>	–40°C, 25°C, 85°C	1		V <sub>CC</sub> - 0.3	٧	
			-40°C	V <sub>CC</sub> – 1.26		$V_{CC} - 0.85$		
$V_{OH}$	High-level output voltage	$I_{OH} = -21 \text{ mA}$	25°C	V <sub>CC</sub> – 1.2		$V_{CC}-0.85$	V	
			85°C	V <sub>CC</sub> – 1.15		$V_{CC} - 0.85$		
			-40°C	V <sub>CC</sub> – 1.85		V <sub>CC</sub> – 1.5		
$V_{OL}$	Low-level output voltage	$I_{OL} = -5 \text{ mA}$	25°C	V <sub>CC</sub> - 1.85		V <sub>CC</sub> – 1.45	V	
			85°C	V <sub>CC</sub> – 1.85		V <sub>CC</sub> – 1.4		
V <sub>OD</sub>	Differential output voltage swing	Terminated with 50 $\Omega$ to $V_{CC}$ – 2 $V$	–40°C, 25°C, 85°C	600			mV	

<sup>(1)</sup> V<sub>ID</sub> minimum and maximum is required to maintain ac specifications, actual device function tolerates a minimum V<sub>ID</sub> of 100 mV.


Submit Documentation Feedback



#### **AC ELECTRICAL CHARACTERISTICS**

Vsupply:  $V_{CC} = 2.375 \text{ V}$  to 3.8 V,  $V_{EE} = 0 \text{ V}$  or LVECL/LVPECL input  $V_{CC} = 0 \text{ V}$ ,  $V_{EE} = -2.375 \text{ V}$  to -3.8 V over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>pd</sub>	Differential propagation delay CLKn, CLKn to all QA0, QA0 QB4, QB4	Input condition: V <sub>CM</sub> = 1 V, V <sub>ID</sub> = 0.5 V	135		300	ps
t <sub>sk(o)</sub>	Output-to-output skew	See Note A of Figure 1		15	30	ps
t <sub>sk(pp)</sub>	Part-to-part skew	See Note B of Figure 1			70	ps
t <sub>aj</sub>	Additive phase jitter, rms	Integration bandwidth of 20 kHz to 20 MHz, fout = 125 MHz at 25°C			< 0.8	ps
f <sub>(max)</sub>	Maximum frequency	Functional up to 3.5 GHz, timing specifications apply at 1 GHz, see Figure 3			3500	MHz
t <sub>r</sub> /t <sub>f</sub>	Output rise and fall time (20%, 80%)		90		200	ps



- A. Output skew is calculated as the greater of: The difference between the fastest and the slowest  $t_{PLHn}$  (n = n0, n1,...n4) or the difference between the fastest and the slowest  $t_{PHLn}$  (n = n0, n1,...n4).
- Part-to-part skew, is calculated as the greater of: The difference between the fastest and the slowest  $t_{PLHn}$  (n = n0, n1,...n4) across multiple devices or the difference between the fastest and the slowest t<sub>PHLn</sub> (n = n0, n1,...n4) across multiple devices.
- C. Output skew is measured per the output group.

Figure 1. Waveform for Calculating Both Output and Part-to-Part Skew






Figure 2. Typical Termination for Output Driver (See the Application Note *Interfacing Between LVPECL, LVDS, and CML*, Literature Number SCAA056)






Figure 3. LVPECL Input Using CLKB Pair,  $V_{CM} = 1 \text{ V}$ ,  $V_{ID} = 0.5 \text{ V}$ 



# **REVISION HISTORY**

CI	hanges from Original (April 2008) to Revision A	Page
•	Changed Status from: Product Preview To: Production	1
•	Changed Features bullet From: Fully Compatible With LVPECL/LVPECL To: Fully Compatible With LVPECL/LVECL	1
•	Changed Features Bullet From: Single Supply Voltage Required ±3.3 V or ±2.5 V Supply To: Supports a Wide Supply Voltage Range From 2.375 V to 3.8 V	1
•	Deleted PTN1111 from The Pin-to-Pin Features bullet	1
•	Changed EP210 in The Pin-to-Pin Features bullet From: EP210 to LVEP210.	1
•	Added Application bullet: High Performance Clock Distribution	
•	Changed paragraph - From: The bottom of the QFN32 To: The PowerPAD™ of the QFN32	2
•	Changed list item From: CLKn pull up resistor 31.4 kΩ To: CLKn pull up resistor 37.5 kΩ	2
•	Changed Abs Max table - Negative supply voltage value From -0.3 to 4.6 To: -4.6 to 0.3	3
•	Changed PACKAGE THERMAL IMPEDANCE max values.	3
•	Changed LVECL DC ELECTRICAL CHARACTERISTICS values.	3
•	Added to the input current Test Conditions: $V_{IH} = V_{CC}$ , $V_{IL} = V_{CC} - 2V$	3
•	Changed From: Cross point of input 9 average (V <sub>IH</sub> , V <sub>IL</sub> ) To: DC offset relative to V <sub>EE</sub>	3
•	Changed LVPECL DC ELECTRICAL CHARACTERISTICS values.	4
•	Added to the input current Test Conditions: $V_{IH} = V_{CC}$ , $V_{IL} = V_{CC} - 2V$	4
•	Changed From: Cross point of input 9 average (V <sub>IH</sub> , V <sub>IL</sub> ) To: DC offset relative to V <sub>EE</sub>	4
•	Changed AC ELECTRICAL CHARACTERISTICS values.	5
•	Changed From: Cycle to Cycle RMS jitter To: Additive phase jitter.	5
•	Changed Output rise and fall time (20%, 80%) MIN Value From: 100 To: 90	5
CI	hanges from Revision A (October 2008) to Revision B	Page
•	Added PowerPAD information to the Pinout Package	1
•	Added PowerPAD information to the Pin Functions table	2
•	Deleted The PowerPAD™ of the QFN32	2



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CDCLVP215RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVP215	Samples
CDCLVP215RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LVP215	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 1-Sep-2021

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCLVP215RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

www.ti.com 1-Sep-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCLVP215RHBR	VQFN	RHB	32	3000	350.0	350.0	43.0

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated