M PACKAGE (TOP VIEW)

A

B [2]

 $\overline{G}_{2A} \Pi_{4}$ 

G2B [5

Y7 []7

GND 8

G1 6

СПЗ

16 🛛 V<sub>CC</sub>

15 Y0

14 🛛 Y1

13 🛛 Y2

12 Y3

11 🛛 Y4

10 Y5

9[] Y6

SCHS331 - FEBRUARY 2003

- AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage
- Speed of Bipolar F, AS, and S, With Significantly Reduced Power Consumption
- Designed Specifically for High-Speed Memory Decoders and Data-Transmission Systems
- Incorporates Three Enable Inputs to Simplify Cascading and/or Data Reception
- Balanced Propagation Delays
- ±24-mA Output Drive Current
   Fanout to 15 F Devices
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Exceeds 2-kV ESD Protection Per MIL-STD-883, Method 3015

#### description/ordering information

The CD74AC238 decoder/demultiplexer is designed for high-performance memory-decoding and data-routing applications that require very short propagation-delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of this decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.

The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low and one active-high enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications (see Application Information).

#### **ORDERING INFORMATION**

TA	PACKA	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	SOIC – M	Tape and reel	CD74AC238M96	AC238M

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated

SCHS331 - FEBRUARY 2003

					F	UNCTIO	N TABL	.E					
ENA	BLE INF	PUTS	SEL	ECT INP	UTS				OUT	PUTS			
G1	G2A	G2B	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
х	Х	н	Х	Х	Х	L	L	L	L	L	L	L	L
L	х	х	Х	Х	Х	L	L	L	L	L	L	L	L
н	L	L	L	L	L	н	L	L	L	L	L	L	L
н	L	L	L	L	Н	L	Н	L	L	L	L	L	L
н	L	L	L	Н	L	L	L	н	L	L	L	L	L
н	L	L	L	Н	Н	L	L	L	Н	L	L	L	L
н	L	L	н	L	L	L	L	L	L	Н	L	L	L
н	L	L	н	L	Н	L	L	L	L	L	Н	L	L
н	L	L	н	Н	L	L	L	L	L	L	L	Н	L
н	L	L	н	Н	Н	L	L	L	L	L	L	L	Н

#### logic diagram (positive logic)





SCHS331 - FEBRUARY 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 6 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 V or V <sub>I</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0 V or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±50 mA
Continuous output current, $I_O (V_O > 0 V \text{ or } V_O < V_{CC})$	±50 mA
Continuous current through V <sub>CC</sub> or GND	±200 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	73°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>+</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

			T <sub>A</sub> = 2	25°C	–55° 125		–40° 85°		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
VCC	Supply voltage		1.5	5.5	1.5	5.5	1.5	5.5	V
		V <sub>CC</sub> = 1.5 V	1.2		1.2		1.2		
VIH	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		2.1		2.1		V
		V <sub>CC</sub> = 5.5 V	3.85		3.85		3.85		
		V <sub>CC</sub> = 1.5 V		0.3		0.3		0.3	
$V_{IL}$	Low-level input voltage	$V_{CC} = 3 V$		0.9		0.9		0.9	V
		V <sub>CC</sub> = 5.5 V		1.65		1.65		1.65	
VI	Input voltage		0	VCC	0	VCC	0	VCC	V
VO	Output voltage		0	VCC	0	VCC	0	VCC	V
IOH	High-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		-24		-24		-24	mA
IOL	Low-level output current	V <sub>CC</sub> = 4.5 V to 5.5 V		24		24		24	mA
A #/ A	Insuit transition rise or fall rate	V <sub>CC</sub> = 1.5 V to 3 V		50		50		50	201
$\Delta t / \Delta v$	Input transition rise or fall rate	$V_{CC} = 3.6 \text{ V to } 5.5 \text{ V}$		20		20		20	ns/V

#### recommended operating conditions (see Note 3)

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCHS331 – FEBRUARY 2003

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CON	IDITIONS	Vcc	T <sub>A</sub> = 2	25°C	–55°( 125		–40°( 85°		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
			1.5 V	1.4		1.4		1.4		
		I <sub>OH</sub> = -50 μA	3 V	2.9		2.9		2.9		
			4.5 V	4.4		4.4		4.4		
VOH	VI = VIH or VIL	$I_{OH} = -4 \text{ mA}$	3 V	2.58		2.4		2.48		V
		I <sub>OH</sub> = -24 mA	4.5 V	3.94		3.7		3.8		
		$I_{OH} = -50 \text{ mA}^{+}$	5.5 V			3.85				
		I <sub>OH</sub> = -75 mA <sup>†</sup>	5.5 V					3.85		
			1.5 V		0.1		0.1		0.1	
		I <sub>OL</sub> = 50 μA	3 V		0.1		0.1		0.1	
			4.5 V		0.1		0.1		0.1	
VOL	VI = VIH or VIL	I <sub>OL</sub> = 12 mA	3 V		0.36		0.5		0.44	V
		I <sub>OL</sub> = 24 mA	4.5 V		0.36		0.5		0.44	
		$I_{OL} = 50 \text{ mA}^{\dagger}$	5.5 V				1.65			
		$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V						1.65	
Ц	$V_I = V_{CC} \text{ or } GND$		5.5 V		±0.1		±1		±1	μA
ICC	$V_I = V_{CC}$ or GND,	IO = 0	5.5 V		8		160		80	μA
Ci					10		10		10	pF

<sup>†</sup> Test one output at a time, not exceeding 1-second duration. Measurement is made by forcing indicated current and measuring voltage to minimize power dissipation. Test verifies a minimum 50-Ω transmission-line drive capability at 85°C and 75-Ω transmission-line drive capability at 125°C.

# switching characteristics over recommended operating free-air temperature range, $V_{CC} = 1.5 \text{ V}$ , $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55°C 125°(		–40°( 85°		UNIT
		(001F01)	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH	A, B, C	Any Y		187		170	ns
<sup>t</sup> PHL	А, В, С	Ally I		187		170	115
<sup>t</sup> PLH	01	Any Y		208		189	ns
<sup>t</sup> PHL	G1	Ally I		208		189	115
<sup>t</sup> PLH	G2A, G2B	Any Y		149		135	ns
<sup>t</sup> PHL	GZA, GZB			149		135	115



SCHS331 - FEBRUARY 2003

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	ТО (О <b>U</b> ТРUТ)	–55° 125		–40° 85°		UNIT
		(001101)	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH		Any V	5.3	21	5.4	19.1	
<sup>t</sup> PHL	A, B, C	Any Y	5.3	21	5.4	19.1	ns
<sup>t</sup> PLH	64	Any V	5.8	23.2	6	21.1	200
<sup>t</sup> PHL	G1	Any Y	5.8	23.2	6	21.1	ns
<sup>t</sup> PLH	G2A, G2B		4.2	16.7	4.3	15.2	
<sup>t</sup> PHL	GZA, GZB	Any Y	4.2	16.7	4.3	15.2	ns

switching characteristics over recommended operating free-air temperature range,  $V_{CC}$  = 5 V  $\pm$  0.5 V,  $C_L$  = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	–55° 125		–40° 85°		UNIT
		(6611 61)	MIN	MAX	MIN	MAX	
<sup>t</sup> PLH			3.8	15	3.9	13.6	20
<sup>t</sup> PHL	A, B, C	Any Y	3.8	15	3.9	13.6	ns
<sup>t</sup> PLH		Any Y	4.2	16.6	4.3	15.1	200
<sup>t</sup> PHL	G1	Any t	4.2	16.6	4.3	15.1	ns
<sup>t</sup> PLH	G2A, G2B		3	11.9	3.1	10.7	200
<sup>t</sup> PHL	GZA, GZB	Any Y	3	11.9	3.1	10.7	ns

#### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	110	pF




SCHS331 - FEBRUARY 2003



#### PARAMETER MEASUREMENT INFORMATION

- G. tp71 and tp7H are the same as ten.
- H. tpLz and tpHz are the same as tdis.
- I. All parameters and waveforms are not applicable to all devices.





SCHS331 - FEBRUARY 2003




Figure 2. 24-Bit Decoding Scheme



SCHS331 – FEBRUARY 2003




Figure 3. 32-Bit Decoding Scheme





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD74AC238M96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC238M	Samples
CD74AC238M96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	AC238M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

## PACKAGE OPTION ADDENDUM


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	*All	dimensions	are	nominal
-----------------------------	------	------------	-----	---------


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74AC238M96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

27-Jul-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74AC238M96	SOIC	D	16	2500	340.5	336.1	32.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated