







TCA9548A-Q1

ZHCSJQ8B - MAY 2019 - REVISED OCTOBER 2021

# 支持复位的 TCA9548A-Q1 汽车 8 通道 I<sup>2</sup>C 开关

### 1 特性

- AEC-Q100 (等级 1):符合汽车应用要求
- 提供功能安全
  - 可帮助进行功能安全系统设计的文档
- 1至8个双向转换开关
- 与 I<sup>2</sup>C 总线和 SMBus 兼容
- 低电平有效复位输入
- 三个地址引脚,I<sup>2</sup>C 总线最多支持八个 TCA9548A-Q1 器件
- 通过 I<sup>2</sup>C 总线进行通道选择,可任意组合
- 加电时所有开关通道取消选定
- 低 R<sub>ON</sub> 开关
- 支持在 1.8V、

2.5V、3.3V 和 5V 总线间进行电压电平转换

- 加电时无干扰
- 支持热插入
- 低静态电流
- 工作电源电压范围为 1.65V 至 5.25V
- 5V 耐压输入
- 0至400kHz 时钟频率
- 闩锁性能超过 100mA,符合 JESD 78 Ⅱ 类规范

#### 2 应用

- 信息娱乐系统
- 车身和控制
- 路由器(电信交换设备)
- 工厂自动化
- 具有 I<sup>2</sup>C 目标地址冲突(例如,多个完全一样的温 度传感器)的产品

#### 3 说明

TCA9548A-Q1 器件配有八个可通过 I<sup>2</sup>C 总线控制的双 向转换开关。SCL/SDA 上行对扩展到八个下行对,或 者通道。根据可编程控制寄存器的内容,可选择任一单 独 SCn/SDn 通道或者通道组合。这些下游通道可用于 解决 I<sup>2</sup>C 目标地址冲突。例如,如果应用中需要八个完 全相同的数字温度传感器,则每个通道 (0-7) 可以连接 一个传感器。


发生超时或其他不当操作时,系统控制器可通过将 RESET 输入置为低电平来复位 TCA9548A-Q1。同 样,上电复位即可取消选中所有通道并初始化 I<sup>2</sup>C/ SMBus 状态机。将 RESET 置为有效也可实现复位和 初始化,并且无需将部件断电。这样可以在下游 I<sup>2</sup>C 总 线之一卡在低电平状态时进行恢复。

由于在开关上有导通栅极,因此可使用 VCC 引脚来限 制 TCA9548A-Q1 传递的最大高电压。限制最大高电 压后,可以在每个对上使用不同的总线电压,从而让 1.8V、2.5V 或 3.3V 器件能够在没有任何额外保护的情 况下与 5V 器件通信。对于每个通道,外部上拉电阻器 将总线电压上拉至所需的电压水平。所有 I/O 引脚可耐 受5 V电压。

#### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)		
TCA9548A-Q1	VQFN (24)	4.00mm × 4.00mm		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1) 录。



简化版应用示意图



### **Table of Contents**

1 特性	1	8 Detailed Description	11
 2 应用		8.1 Overview	
- 一,		8.2 Functional Block Diagram	12
4 Revision History		8.3 Feature Description	12
5 Pin Configuration and Functions		8.4 Device Functional Modes	13
6 Specifications		8.5 Programming	13
6.1 Absolute Maximum Ratings		9 Layout	24
6.2 ESD Ratings		9.1 Layout Guidelines	24
6.3 Recommended Operating Conditions		9.2 Layout Example	24
6.4 Thermal Information		10 Device and Documentation Support	25
6.5 Electrical Characteristics <sup>(1)</sup>		10.1 Documentation Support	25
6.6 I <sup>2</sup> C Interface Timing Requirements		10.2 接收文档更新通知	25
6.7 Reset Timing Requirements		10.3 支持资源	25
6.8 Switching Characteristics		10.4 Trademarks	
6.9 Typical Characteristics		10.5 Electrostatic Discharge Caution	
7 Parameter Measurement Information		10.6 术语表	

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

Changes from Revision A (November 2019) to Revision B (October 2021)	Page
• 添加了特性: <i>提供功能安全</i>	1
• 向汽车功能添加了等级 1,并删除了 <i>温度等级</i> 3:-40℃ 至+85℃, T <sub>A</sub>	
• 将提到的旧术语实例全局更改为控制器和目标。	
Changes from Revision * (May 2019) to Revision A (November 2019)	Page
• V <sub>CC</sub> value missing, added V <sub>CC</sub> = 2.5 V in   9-1	
Tot value intentioning, added Tot 210 v in Eq. V	

# **5 Pin Configuration and Functions**




图 5-1. RGE Package, 24-Pin VQFN, Top View

表 5-1. Pin Functions

PII	N				
NAME	QFN (RGE)	TYPE	DESCRIPTION		
A0	22	I	Address input 0. Connect directly to V <sub>CC</sub> or ground		
A1	23	I	Address input 1. Connect directly to V <sub>CC</sub> or ground		
A2	18	1	Address input 2. Connect directly to V <sub>CC</sub> or ground		
GND	9	_	Ground		
RESET	24	1	Active-low reset input. Connect to V <sub>CC</sub> or V <sub>DPUM</sub> (1) through a pull-up resistor, if not used		
SD0	1	I/O	Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor		
SC0	2	I/O	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor		
SD1	3	I/O	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor		
SC1	4	I/O	erial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor		
SD2	5	I/O	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor		
SC2	6	I/O	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor		
SD3	7	I/O	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor		
SC3	8	I/O	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor		
SD4	10	I/O	Serial data 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor		
SC4	11	I/O	Serial clock 4. Connect to V <sub>DPU4</sub> <sup>(1)</sup> through a pull-up resistor		
SD5	12	I/O	Serial data 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor		
SC5	13	I/O	Serial clock 5. Connect to V <sub>DPU5</sub> <sup>(1)</sup> through a pull-up resistor		
SD6	14	I/O	Serial data 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor		
SC6	15	I/O	Serial clock 6. Connect to V <sub>DPU6</sub> <sup>(1)</sup> through a pull-up resistor		
SD7	16	I/O	Serial data 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor		
SC7	17	I/O	Serial clock 7. Connect to V <sub>DPU7</sub> <sup>(1)</sup> through a pull-up resistor		
SCL	19	I/O	Serial clock bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor		
SDA	20	I/O	Serial data bus. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor		
VCC	21	Power	Supply voltage		

<sup>(1)</sup>  $V_{DPUX}$  is the pull-up reference voltage for the associated data line.  $V_{DPUM}$  is the controller I<sup>2</sup>C reference voltage and  $V_{DPU0}$ - $V_{DPU7}$  are the target channel reference voltages.



### **6 Specifications**

#### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

				MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage			- 0.5	7	V
VI	Input voltage <sup>(2)</sup>			- 0.5	7	V
II	Input current			- 20	20	mA
Io	Output current			- 25		mA
I <sub>CC</sub>	Supply current			- 100	100	mA
T <sub>stg</sub>	Storage temperature			- 65	150	°C
T <sub>J</sub>	Max Junction Temperature	V <sub>CC</sub> ≤ 5.25 V			90	℃

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

#### 6.2 ESD Ratings

			VALUE	UNIT
V Clastrostatia dia sharr	Electrostatic discharge	Human body model (HBM), per AEC Q100-002 <sup>(1)</sup> HBM ESD Classification Level 2	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **6.3 Recommended Operating Conditions**

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage	-40 °C ≤ T <sub>A</sub> ≤ 85 °C	1.65	5.25	V	
V	/ <sub>IH</sub> High-level input voltage	SCL, SDA	0.7 × V <sub>CC</sub>	6	V	
VIH		A2 - A0, RESET	0.7 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V	
V <sub>IL</sub>	Low lovel input voltage	SCL, SDA	- 0.5	0.3 × V <sub>CC</sub>	V	
VIL	Low-level input voltage	A2 - A0, RESET	- 0.5	0.3 × V <sub>CC</sub>	V	
T <sub>A</sub>	Operating free-air temperature	1.65 V ≤ V <sub>CC</sub> ≤ 5.25 V	- 40	85	°C	

#### 6.4 Thermal Information

		TCA9548A	
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	UNIT
		24 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	57.2	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	62.5	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	34.4	°C/W
ψ ЈТ	Junction-to-top characterization parameter	3.8	°C/W
ψ ЈВ	Junction-to-board characterization parameter	34.4	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	15.5	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TCA9548A-Q1

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



# 6.5 Electrical Characteristics(1)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETI	ER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
V <sub>PORR</sub>	Power-on reset vo	Itage, V <sub>CC</sub> rising	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>			1.2	1.5	V
	Power-on reset vo	Itage, V <sub>CC</sub> falling <sup>(2)</sup>	No load, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>		0.8	1		V
				5 V		3.6		
				4.5 V to 5.25 V	2.6		4.5	ı
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1.9		ı				
. ,				TEST CONDITIONS   V <sub>CC</sub>   MIN   TYP   MAX   I, V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>   1.2   1.5   1				
$\begin{array}{ c c c c }\hline V_{PORR} & Power-on reset voltage, V_{CC} rising & No load, V_I \\ \hline V_{PORF} & Power-on reset voltage, V_{CC} falling^{(2)} & No load, V_I \\ \hline V_{O(sw)} & Switch output voltage & V_{I(sw)} = V_{CC} \\ \hline V_{OL} = 0.4 \ V_{OL} = 0.4 \ V_{OL} = 0.4 \ V_{OL} = 0.6 $	$V_{i(sw)} = V_{CC}$ , $I_{SWout} = -100 \mu A$	2.5 V		1.5		V		
		$V_{I(SW)} = V_{CC}, I_{SWout} = -100 \ \mu A$	ı					
			No load, V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>   1.2   1.5     No load, V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>   5   0.8   1     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>   1.6   2.8     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup>   1.65   V   1.65   V     V <sub>1</sub> = GND <sup>(4)</sup> , I <sub>0</sub> = 0   V <sub>1</sub> = GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> , I <sub>0</sub> = 0     V <sub>1</sub> = V <sub>CC</sub> , I <sub>0</sub> = 0     SCL or SDA input at 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(4)</sup>     SCL or SDA input at 0.6 V, Other inputs at V <sub>CC</sub> or GND <sup>(4)</sup>     V <sub>1</sub> = V <sub>CC</sub> or GND	ı				
				1.65 V to 1.95 V	0.6	0.8     1       3.6     3.6       2.6     4.5       1.9     1.6       1.5     1.5       1.1     2       1.1     2.8       1.5     1.5       1.1     2       1.1     1.25       3     6       5     9       -1     1 <td>ı</td>	ı	
	004		V <sub>OL</sub> = 0.4 V	4.05.1/1 5.05.1/	3	1.9  1.6  2.8  1.5  1.1  2  1.1  0.6  1.25  3  6  5  9  -1  -1  -1  1  -1  1  -1  50  80  20  35  11  20  6  10  9  30  6  15  4  8  2  4  0.2  4  0.1  2  0.1  2  0.1  2  0.1  2  0.1  2  0.1  2  0.1  2	m ^	
OL	Power-on reset voltage  Power-on reset voltage  Switch output voltage  SDA  SCL, SDA  SC7 - SC0, SD7 - SC  A2 - A0  RESET  Operating mode  Supply-current change  A2 - A0  RESET  SCL  SDA		V <sub>OL</sub> = 0.6 V	1.05 V to 5.25 V	5	9		mA
	SCL, SDA				- 1		1	
	SC7 - SC0, SD7 -	SD0			- 1		1	
l <sub>l</sub>	A2 - A0		$V_1 = V_{CC}$ or $GND^{(4)}$	1.65 V to 5.25 V	- 1	2.6	μА	
	RESET				1.6	ı		
				5.25 V	,	50	80	
				3.6 V		20	35	-
			$V_I = V_{CC}$ or $GND^{(4)}$ , $I_O = 0$	2.7 V		11	20	
				1.65 V	,	6	10	
	Operating mode		V <sub>1</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , I <sub>O</sub> = 0	5.25 V		9	30	
		f <sub>SCL</sub> = 100 kHz		3.6 V		6	15	
				2.7 V		4	8	
				1.65 V		2 4		
cc				5.25 V		0.2	4	μА
				3.6 V		0.1	2	ı
		Low inputs	$V_1 = GND^{(4)}, I_0 = 0$	2.7 V		-1 1 1 -1 1 1 50 80 20 35 11 20 6 10 9 30 6 15 4 8 2 4 0.2 4 0.1 2 0.1 2 0.1 1 0.2 4 0.1 2 0.1 2 0.1 1 3 20 3 20	2	ı
	0. "			1.65 V			1	ı
	Standby mode			5.25 V			ı	
				3.6 V		0.1	2	
		High inputs	$V_1 = V_{CC}, I_O = 0$	2.7 V		2 1.1 1.25 6 9 1 1 1 1 1 50 80 20 35 11 20 6 10 9 30 6 15 4 8 2 4 0.2 4 0.1 2 0.1 2 0.1 2 0.1 1 3 20 3 20 4 5 4 5 20 28 20 28 5.5 7.5	ı	
				1.65 V		0.1	4.5  2.8  2.8  1.25  1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ı
A.1	Supply-current	CCI CDA		4 GE V/to E OF V		3	20	
ΔICC	change	SCL, SDA	SCL or SDA input at $V_{CC} = 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or $\text{GND}^{(4)}$	1.05 V to 5.25 V		3	20	μ <b>А</b>
	A2 - A0		V = V · · or GND(4)			4	5	
$C_i$	RESET		VI = VCC OF GIAPA	1.65 V to 5.25 V		4	5	pF
	SCL		V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , Switch OFF			20	28	ı
C (3)	SDA		V <sub>I</sub> = V <sub>CC</sub> or GND <sup>(4)</sup> , Switch OFF	1.65 V to 5.25 V		20	28	pF
C <sub>io(off)</sub> (3)	SC7 - SC0, SD7 - SD0		VI - VCC OI GINDO, SWILCH OFF	1.00 V tO 5.25 V		5.5	7.5	þr
			V = 0.4 V I = 45 mA	4.5 V to 5.25 V	4	10	25	
D	Switch on register	00	$V_O = 0.4 \text{ V}, I_O = 15 \text{ mA}$	3 V to 3.6 V	5	12	35	
R <sub>ON</sub>	Switch-on resistan	u <del>e</del>	V <sub>O</sub> = 0.4 V, I <sub>O</sub> = 10 mA	2.3 V to 2.7 V	7	15	45	Ω
			v <sub>0</sub> - 0.4 v, i <sub>0</sub> - 10 mA	1.65 V to 1.95 V	10	25	70	

For operation between specified voltage ranges, refer to the worst-case parameter in both applicable ranges. (1)

<sup>(2)</sup> 

The power-on reset circuit resets the  $I^2C$  bus logic with  $V_{CC} < V_{PORF}$ .  $C_{io(ON)}$  depends on internal capacitance and external capacitance added to the SCn lines when channels(s) are ON.



(4)  $\overline{\text{RESET}} = V_{CC}$  (held high) when all other input voltages,  $V_1 = \text{GND}$ .

# 6.6 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

			MIN	MAX	UNIT
STANDARD	MODE				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time	C serial-data hold time			μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output (SDn) fall time (10 pF to 400 pF bus)			300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		4.7		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		4.7		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		4		μS
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(2)</sup>	SCL low to SDA output low valid		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(2)</sup>	SCL low to SDA output high valid		0.6	μ <b>s</b>
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load	I <sup>2</sup> C bus capacitive load			pF
FAST MODE	<u> </u>				
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0(1)		μS
t <sub>icr</sub>	I <sup>2</sup> C input rise time		20	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time		20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output (SDn) fall time (10 pF to 400 pF bus)		20 × (V <sub>CC</sub> / 5.5 V)	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop and start		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition setup		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition hold		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		0.6		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(2)</sup>	SCL low to SDA output low valid		1	μ <b>s</b>
t <sub>vdH(Data)</sub>	Valid-data time (low to high) <sup>(2)</sup>	SCL low to SDA output high valid		0.6	μ <b>S</b>
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load	I		400	pF

<sup>(1)</sup> A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to the V<sub>IH</sub> min of the SCL signal), to bridge the undefined region of the falling edge of SCL.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

<sup>(2)</sup> Data taken using a 1 kΩ pull-up resistor and 50 pF load (see  $\[ \]$  7-2)



#### **6.7 Reset Timing Requirements**

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	MAX	UNIT
t <sub>W(L)</sub>	Pulse duration, RESET low	6		ns
t <sub>REC(STA)</sub>	Recovery time from RESET to start	0		ns

### 6.8 Switching Characteristics

over recommended operating free-air temperature range,  $C_L \leq 100$  pF (unless otherwise noted) (see  $\boxtimes$  7-1)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT	
t (1) Propagation delay time	$R_{ON}$ = 20 $\Omega$ , $C_L$ = 15 pF	SDA or SCL	SDn or SCn	0.0	ns	
'pd `	t <sub>pd</sub> <sup>(1)</sup> Propagation delay time	$R_{ON} = 20 \Omega$ , $C_L = 50 pF$	ODIT OF OOIT		113	
t <sub>rst</sub> (2)	t <sub>rst</sub> <sup>(2)</sup> RESET time (SDA clear)		RESET	SDA	500	ns

<sup>(1)</sup> The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).


Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback


<sup>(2)</sup> t<sub>rst</sub> is the propagation delay measured from the time the RESET pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t<sub>WL</sub>.




### **6.9 Typical Characteristics**



#### 7 Parameter Measurement Information



**SDA LOAD CONFIGURATION** 




**VOLTAGE WAVEFORMS** 

BYTE	DESCRIPTION
1	I <sup>2</sup> C address
2, 3	P-port data


- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z $_{0}$  = 50  $\Omega$ ,  $t_{r}/t_{f}$   $\leq$  30 ns.
- C. Not all parameters and waveforms are applicable to all devices.

图 7-1. I<sup>2</sup>C Load Circuit and Voltage Waveforms





**SDA LOAD CONFIGURATION** 



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All inputs are supplied by generators having the following characteristics: PRR  $\leqslant$  10 MHz,  $Z_{O}$  = 50  $\Omega$ ,  $t_{r}/t_{f}$   $\leqslant$  30 ns.
- C. I/Os are configured as inputs.
- D. Not all parameters and waveforms are applicable to all devices.

图 7-2. Reset Load Circuit and Voltage Waveforms

### **8 Detailed Description**

#### 8.1 Overview

The TCA9548A-Q1 is an 8-channel, bidirectional translating I<sup>2</sup>C switch. The controller SCL/SDA signal pair is directed to eight channels of target devices, SC0/SD0-SC7/SD7. Any individual downstream channel can be selected as well as any combination of the eight channels.


The device offers an active-low  $\overline{\text{RESET}}$  input which resets the state machine and allows the TCA9548A-Q1 to recover if one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR). Both the  $\overline{\text{RESET}}$  function and a POR cause all channels to be deselected.

The connections of the  $I^2C$  data path are controlled by the same  $I^2C$  controller device that is switched to communicate with multiple  $I^2C$  targets. After the successful acknowledgment of the target address (hardware selectable by A0, A1, and A2 pins), a single 8-bit control register is written to or read from to determine the selected channels.

The TCA9548A-Q1 may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8 V, 2.5 V, or 3.3 V parts can communicate with 5 V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the controller and each target channel.



#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

The TCA9548A-Q1 is an 8-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The TCA9548A-Q1 features I<sup>2</sup>C control using a single 8-bit control register in which each bit controls the enabling and disabling of one of the corresponding 8 switch channels for I<sup>2</sup>C data flow. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the TCA9548A-Q1 to allow 1.8 V, 2.5 V, or 3.3 V parts to communicate with 5 V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the TCA9548A-Q1 can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

#### 8.4 Device Functional Modes

#### 8.4.1 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A-Q1 resets its registers and I<sup>2</sup>C state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

#### 8.4.2 Power-On Reset

When power is applied to the VCC pin, an internal power-on reset holds the TCA9548A-Q1 in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At this point, the reset condition is released, and the TCA9548A-Q1 registers and  $I^2C$  state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below  $V_{PORF}$  to reset the device.

#### 8.5 Programming

### 8.5.1 I<sup>2</sup>C Interface

The TCA9548A-Q1 has a standard bidirectional I<sup>2</sup>C interface that is controlled by a controller device in order to be configured or read the status of this device. Each target on the I<sup>2</sup>C bus has a specific device address to differentiate between other target devices that are on the same I<sup>2</sup>C bus. Many target devices require configuration upon startup to set the behavior of the device. This is typically done when the controller accesses internal register maps of the target, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.

The physical I<sup>2</sup>C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to  $V_{CC}$  through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I<sup>2</sup>C lines. (For further details, see the I<sup>2</sup>C Pull-up Resistor Calculation application report. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition (See 8 8-1 and 8 8-2).

The following is the general procedure for a controller to access a target device:

- 1. If a controller wants to send data to a target:
  - Controller-transmitter sends a START condition and addresses the target-receiver.
  - Controller-transmitter sends data to target-receiver.
  - Controller-transmitter terminates the transfer with a STOP condition.
- 2. If a controller wants to receive or read data from a target:
  - Controller-receiver sends a START condition and addresses the target-transmitter.
  - · Controller-receiver sends the requested register to read to target-transmitter.
  - Controller-receiver receives data from the target-transmitter.
  - Controller-receiver terminates the transfer with a STOP condition.





图 8-1. Definition of Start and Stop Conditions





# 图 8-2. Bit Transfer

#### 8.5.2 Device Address

8-3 shows the address byte of the TCA9548A-Q1.




图 8-3. TCA9548A-Q1 Address

The last bit of the target address defines the operation (read or write) to be performed. When it is high (1), a read is selected, while a low (0) selects a write operation.

表 8-1 shows the TCA9548A-Q1 address reference.

表 8-1. Address Reference

	INPUTS		I <sup>2</sup> C BUS TARGET ADDRESS
A2	A1	A0	1 C BUS TARGET ADDRESS
L	L	L	112 (decimal), 70 (hexadecimal)
L	L	Н	113 (decimal), 71 (hexadecimal)
L	Н	L	114 (decimal), 72 (hexadecimal)
L	Н	Н	115 (decimal), 73 (hexadecimal)
Н	L	L	116 (decimal), 74 (hexadecimal)
Н	L	Н	117 (decimal), 75 (hexadecimal)
Н	Н	L	118 (decimal), 76 (hexadecimal)
Н	Н	Н	119 (decimal), 77 (hexadecimal)

#### 8.5.3 Bus Transactions

Data must be sent to and received from the target devices, and this is accomplished by reading from or writing to registers in the target device.

Registers are locations in the memory of the target which contain information, whether it be the configuration information or some sampled data to send back to the controller. The controller must write information to these registers in order to instruct the target device to perform a task.


While it is common to have registers in I<sup>2</sup>C targets, note that not all target devices have registers. Some devices are simple and contain only 1 register, which may be written to directly by sending the register data immediately after the target address, instead of addressing a register. The TCA9548A-Q1 is example of a single-register device, which is controlled via I<sup>2</sup>C commands. Since it has 1 bit to enable or disable a channel, there is only 1 register needed, and the controller merely writes the register data after the target address, skipping the register number.

#### 8.5.3.1 Writes

To write on the  $I^2C$  bus, the controller sends a START condition on the bus with the address of the target, as well as the last bit (the R/ $\overline{W}$  bit) set to 0, which signifies a write. The target acknowledges, letting the controller know it is ready. After this, the controller starts sending the control register data to the target until the controller has sent all the data necessary (which is sometimes only a single byte), and the controller terminates the transmission with a STOP condition.

There is no limit to the number of bytes sent, but the last byte sent is what is in the register.

图 8-4 shows an example of writing a single byte to a target register.



Write to one register in a device




图 8-4. Write to Register

#### 8.5.3.2 Reads

Reading from a target is very similar to writing, but the controller sends a START condition, followed by the target address with the R/ $\overline{W}$  bit set to 1 (signifying a read). The target acknowledges the read request, and the controller releases the SDA bus but continues supplying the clock to the target. During this part of the transaction, the controller becomes the controller-receiver, and the target becomes the target-transmitter.

The controller continues to send out the clock pulses, but releases the SDA line so that the target can transmit data. At the end of every byte of data, the controller sends an ACK to the target, letting the target know that it is ready for more data. Once the controller has received the number of bytes it is expecting, it sends a NACK, signaling to the target to halt communications and release the bus. The controller follows this up with a STOP condition.

8-5 shows an example of reading a single byte from a target register.

■ 8-5 shows an example of reading a single byte from a target register.

■ 8-5 shows an example of reading a single byte from a target register.

■ 8-5 shows an example of reading a single byte from a target register.

■ 8-5 shows an example of reading a single byte from a target register.

■ 8-6 shows an example of reading a single byte from a target register.

■ 8-6 shows an example of reading a single byte from a target register.

■ 8-6 shows an example of reading a single byte from a target register.

■ 8-6 shows a shows a shows a shows a shows a show a show




图 8-5. Read from Control Register

#### 8.5.4 Control Register

Following the successful acknowledgment of the address byte, the bus controller sends a command byte that is stored in the control register in the TCA9548A-Q1 (see 8-6). This register can be written and read via the I<sup>2</sup>C bus. Each bit in the command byte corresponds to a SCn/SDn channel and a high (or 1) selects this channel. Multiple SCn/SDn channels may be selected at the same time. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition always must occur immediately after the acknowledge cycle. If multiple bytes are received by the TCA9548A-Q1, it saves the last byte received.

Channel Selection Bits (Read/Write)




图 8-6. Control Register

表 8-2 shows the TCA9548A-Q1 Command Byte Definition.

表 8-2. Command Byte Definition

		COMMAND									
B7	В6	B5	B4	В3	B2	B1	В0	COMMAND			
X	Х	Х	Х	Х	Х	Х	0	Channel 0 disabled			
^	^	^	^	^	^	^	1	Channel 0 enabled			
Х	Х	Х	Х	Х	Х	0	X	Channel 1 disabled			
^	^	^	^	^	^	1	1 ^	Channel 1 enabled			
X	Х	Х	Х	Х	0	- X	Х	Channel 2 disabled			
^	^	^	^	^	1	^	_ ^	Channel 2 enabled			
X	Х	х	Х	0	х	Х	Х	Channel 3 disabled			
^	^	^	^	1	^	^	_ ^	Channel 3 enabled			
X				X	Х	0		0 X X	Х	Х	Channel 4 disabled
^	^	^	1	^	^	^	_ ^	Channel 4 enabled			
X	Х	0	Х	Х	Х	Х	Х	Channel 5 disabled			
^	^	1	^	^	^	^	_ ^	Channel 5 enabled			
Х	0	Х	Х	X	Х	Х	Х	Channel 6 disabled			
^	1		^	^	^	^	_ ^	Channel 6 enabled			
0	X	Х	Х	Х	Х	Х	Х	Channel 7 disabled			
1	_ ^	_ ^	_ ^	^	^	^	_ ^	Channel 7 enabled			
0	0	0	0	0	0	0	0	No channel selected, power-up/reset default state			

#### 8.5.5 RESET Input

The  $\overline{\text{RESET}}$  input is an active-low signal that may be used to recover from a bus-fault condition. When this signal is asserted low for a minimum of  $t_{WL}$ , the TCA9548A-Q1 resets its registers and I<sup>2</sup>C state machine and deselects all channels. The  $\overline{\text{RESET}}$  input must be connected to  $V_{CC}$  through a pull-up resistor.

#### 8.5.6 Power-On Reset

When power (from 0 V) is applied to  $V_{CC}$ , an internal power-on reset holds the TCA9548A-Q1 in a reset condition until  $V_{CC}$  has reached  $V_{POR}$ . At that point, the reset condition is released and the TCA9548A-Q1 registers and  $I^2C$  state machine initialize to their default states. After that,  $V_{CC}$  must be lowered to below  $V_{POR}$  and then back up to the operating voltage for a power-reset cycle.



#### **Application and Implementation**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

Applications of the TCA9548A-Q1 contain an  $I^2C$  (or SMBus) controller device and up to eight  $I^2C$  target devices. The downstream channels are ideally used to resolve  $I^2C$  target address conflicts. For example, if eight identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0-7. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the  $I^2C$  controller can move on and read the next channel

In an application where the  $I^2C$  bus contains many additional target devices that do not result in  $I^2C$  target address conflicts, these target devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches are enabled simultaneously, additional design requirements must be considered (see the *Design Requirements* section and *Detailed Design Procedure* section).

Product Folder Links: TCA9548A-Q1

Submit Document Feedback

### 9.2 Typical Application

§ 9-1 shows an application in which the TCA9548A-Q1 can be used.




图 9-1. Typical Application Schematic

#### 9.2.1 Design Requirements

A typical application of the TCA9548A-Q1 contains one or more data pull-up voltages,  $V_{DPUX}$ , one for the controller device ( $V_{DPUM}$ ) and one for each of the selectable target channels ( $V_{DPU0} - V_{DPU7}$ ). In the event where the controller device and all target devices operate at the same voltage, then  $V_{DPUM} = V_{DPUX} = VCC$ . In an application where voltage translation is necessary, additional design requirements must be considered to determine an appropriate  $V_{CC}$  voltage.

The A0, A1, and A2 pins are hardware selectable to control the target address of the TCA9548A-Q1. These pins may be tied directly to GND or  $V_{CC}$  in the application.

If multiple target channels are activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the controller side is the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the TCA9548A-Q1 are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.

§ 9-2 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the *Electrical Characteristics* table). In order for the TCA9548A-Q1 to act as a voltage translator, the V<sub>pass</sub> voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V<sub>pass</sub> must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in 
§ 9-2, V<sub>pass(max)</sub> is 2.7 V when the TCA9548A-Q1 supply voltage is 4 V or lower, so the TCA9548A-Q1 supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see 
§ 9-1).

#### 9.2.2 Detailed Design Procedure

Once all the targets are assigned to the appropriate target channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPUX}$ ,  $V_{OL.(max)}$ , and  $I_{OL}$  as shown in  $\overline{\mathcal{F}}$  1:

$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)


The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$  as shown in 方程式 2:

$$R_{p(max)} = \frac{t_r}{0.8473 \times C_b} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the TCA9548A-Q1,  $C_{io(OFF)}$ , the capacitance of wires, connections and traces, and the capacitance of each individual target on a given channel. If multiple channels are activated simultaneously, each of the targets on all channels contribute to total bus capacitance.

Submit Document Feedback

#### 9.2.3 Application Curves






图 9-2. Pass-Gate Voltage ( $V_{pass}$ ) vs Supply Voltage ( $V_{CC}$ ) at Three Temperature Points

图 9-3. Maximum Pull-up Resistance ( $R_{p(max)}$ ) vs Bus Capacitance ( $C_b$ )




图 9-4. Minimum Pull-up Resistance (R<sub>p(min)</sub>) vs Pull-up Reference Voltage (V<sub>DPUX</sub>)


### **Power Supply Recommendations**

The operating power-supply voltage range of the TCA9548A-Q1 is 1.65 V to 5.25 V applied at the VCC pin. When the TCA9548A-Q1 is powered on for the first time or anytime the device must be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

#### 9.1 Power-On Reset Requirements

In the event of a glitch or data corruption, TCA9548A-Q1 can be reset to its default conditions by using the power-on reset feature. Power-on reset requires that the device go through a power cycle to be completely reset. This reset also happens when the device is powered on for the first time in an application.

A power-on reset is shown in \( \begin{aligned} \text{9-1}. \end{aligned} \)



 $V_{CC}$  is Lowered Below the POR Threshold, Then Ramped Back Up to  $V_{CC}$ 

图 9-1. Power-On Reset Waveform

表 9-1 specifies the performance of the power-on reset feature for TCA9548A-Q1 for both types of power-on reset.

	MIN	MAX	UNIT		
V <sub>CC_FT</sub>	Fall time	See 图 9-1	1	100	ms
V <sub>CC_RT</sub>	Rise time	See 图 9-1	0.1	100	ms
V <sub>CC_TRR</sub>	Time to re-ramp (when $V_{CC}$ drops below $V_{PORF(min)}$ $^-$ 50 mV or when $V_{CC}$ drops to GND)	See 图 9-1	40		μ <b>S</b>
V <sub>CC_GH</sub>	Level that $V_{CC}$ can glitch down to, but not cause a functional disruption when $V_{CC\_GW}$ = 1 $\mu$ s	See 图 9-2		1.2	V
V <sub>CC_GW</sub>	Glitch width that does not cause a functional disruption when $V_{CC\_GH}$ = 0.5 × $V_{CC}$	See 图 9-2		10	μS

表 9-1. Recommended Supply Sequencing and Ramp Rates<sup>(1)</sup>

(1) All supply sequencing and ramp rate values are measured at  $T_A$  = 25°C

Glitches in the power supply can also affect the power-on reset performance of this device. The glitch width  $(V_{CC\_GW})$  and height  $(V_{CC\_GH})$  are dependent on each other. The bypass capacitance, source impedance, and device impedance are factors that affect power-on reset performance.  $\ 9-2$  and  $\ 7-2$  provide more information on how to measure these specifications.

Product Folder Links: TCA9548A-Q1





图 9-2. Glitch Width and Glitch Height

 $V_{POR}$  is critical to the power-on reset.  $V_{POR}$  is the voltage level at which the reset condition is released and all the registers and the I<sup>2</sup>C/SMBus state machine are initialized to their default states. The value of  $V_{POR}$  differs based on the  $V_{CC}$  being lowered to or from 0.  $\boxed{8}$  9-3 and  $\boxed{8}$  9-1 provide more details on this specification.



#### 9 Layout

#### 9.1 Layout Guidelines

For PCB layout of the TCA9548A-Q1, common PCB layout practices must be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and pins that are connected to ground must have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. Bypass and decoupling capacitors are commonly used to control the voltage on the VCC pin, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of the pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$  and  $V_{DPU0}$  –  $V_{DPU7}$ , may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn and SDn) must be a short as possible and the widths of the traces must also be minimized (for example, 5-10 mils depending on copper weight).

#### 9.2 Layout Example




图 9-1. Layout Schematic

### 10 Device and Documentation Support

#### **10.1 Documentation Support**

#### 10.1.1 Related Documentation

For related documentation see the following:

- I2C Bus Pull-Up Resistor Calculation
- Maximum Clock Frequency of I2C Bus Using Repeaters
- Introduction to Logic
- Understanding the I2C Bus
- Choosing the Correct I2C Device for New Designs
- TCA9548AEVM User's Guide

#### 10.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 10.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

## Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 31-Aug-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TCA9548ARGERQ1	ACTIVE	VQFN	RGE	24	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	T9548A	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TCA9548A-Q1:

# **PACKAGE OPTION ADDENDUM**

www.ti.com 31-Aug-2021

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ĺ	TCA9548ARGERQ1	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TCA9548ARGERQ1	VQFN	RGE	24	3000	367.0	367.0	35.0

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4204104/H



PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司