



QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Check for Samples: SN54AHC157, SN74AHC157


FEATURES

- Operating Range 2-V to 5.5-V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)










SN54AHC157 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

DESCRIPTION

These quadruple 2-line to 1-line data selectors/multiplexers are designed for 2-V to 5.5-V V_{CC} operation.

The 'AHC157 devices feature a common strobe (\overline{G}) input. When the strobe is high, all outputs are low. When the strobe is low, a 4-bit word is selected from one of two sources and is routed to the four outputs. The devices provide true data.

FUNCTION TABLE


	INPUTS										
G	A/B	Α	В	Υ							
Н	Χ	Χ	Χ	L							
L	L	L	Χ	L							
L	L	Н	Χ	Н							
L	Н	Χ	L	L							
L	Н	Χ	Н	Н							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



LOGIC DIAGRAM (POSITIVE LOGIC)



Pin numbers shown are for the D, DB, DGV, J, N, NS, PW, RGY, and W packages.



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		VALUE	UNIT
Supply voltage range, V _{CC}		-0.5 to 7	V
Input voltage range, V _I ⁽²⁾		-0.5 to 7	V
Output voltage range, V _O ⁽²⁾		−0.5 to V _{CC} + 0.5	V
Input clamp current, I _{IK} (V _I < 0)		-20	mA
Output clamp current, I _{OK} (V _O < 0 or V _O	> V _{CC})	±20	mA
Continuous output current, I_O ($V_O = 0$ to	V _{CC})	±25	mA
Continuous current through V _{CC} or GND		±50	mA
	D package ⁽³⁾	73	
	DB package ⁽³⁾	82	
	DGV package ⁽³⁾	120	
Package thermal impedance, θ_{JA}	N package ⁽³⁾	67	°C/W
	NS package ⁽³⁾	64	
	PW package ⁽³⁾	108	
	RGY package ⁽⁴⁾	39	
Storage temperature range, T _{stg}		-65 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(1)

			SN54AH	C157	SN74AH	C157	UNIT
			MIN	MAX	MIN	MAX	UNII
V _{CC}	Supply voltage		2	5.5	2	5.5	V
		V _{CC} = 2 V	1.5		1.5		
V_{IH}	High-level input voltage	V _{CC} = 3V	2.1		2.1		V
		V _{CC} = 5.5 V	3.85		3.85		
		V _{CC} = 2 V		0.5		0.5	
V_{IL}	Low-level Input voltage	V _{CC} = 3 V		0.9		0.9	V
		V _{CC} = 5.5 V		1.65		1.65	
VI	Input voltage	·	0	5.5	0	5.5	V
Vo	Output voltage		0	V _{CC}	0	V _{CC}	V
		V _{CC} = 2 V		-50		-50	
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		-4	mA
		$V_{CC} = 5 V \pm 0.5 V$		-8		-8	
		V _{CC} = 2 V		50		50	
l _{OL}	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		4	mA
		$V_{CC} = 5 V \pm 0.5 V$		8		8	
۸ ـ ۸	land Transition since on fall as to	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100		100	A /
Δt/Δv	Input Transition rise or fall rate		20		20	ns/V	
T _A	Operating free-air temperature		-55	125	-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-5.



ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

						T _A = -55°		T _A = -40°		T _A = -40° 125°0		=
PARAMETER	TEST CONDITIONS	V _{cc}		T _A = 25°0	3	125°C		85°C		Recommended		UNIT
						SN54AH	C157	SN74AH	C157	SN74AH	C157	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
		2 V	1.9	2		1.9		1.9		1.9		
	$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		2.9		2.9		
V_{OH}		4.5 V	4.4	4.5		4.4		4.4		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48		2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		3.8		3.8		
		2 V			0.1		0.1		0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1		0.1		0.1	
V_{OL}		4.5 V			0.1		0.1		0.1		0.1	V
	I _{OH} = 4 mA	3 V			0.36		0.5		0.44		0.5	
	I _{OH} = 8 mA	4.5 V			0.36		0.5		0.44		0.5	
l _l	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1 ⁽¹⁾		±1		±1	μΑ
I _{cc}	$V_I = V_{CC}$ or $I_O = 0$	5.5 V			4		40		40		40	μΑ
C _i	V _I = V _{CC} or GND	5 V		2	10				10			pF

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested at VCC = 0 V.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

						T _A = -5		T _A = -4		T _A = -40		_				
PARAMETER	FROM	TO	LOAD	T _A = 25°C		125°C		85	-C	Recomn	UNIT					
	(INPUT)	(OUTPUT)	CAPACITANCE			SN54A	HC157	SN74A	HC157	SN74AHC157						
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX					
t _{PLH}	A or B	Υ	C - 15 pF	6.2 ⁽¹⁾	9.7 ⁽¹⁾	1 ⁽¹⁾	11.5 ⁽¹⁾	1	11.5	1	11.5	no				
t _{PHL}	AUID	Ť	$C_L = 15 pF$	6.2 ⁽¹⁾	9.7 ⁽¹⁾	1 ⁽¹⁾	11.5 ⁽¹⁾	1	11.5	1	11.5	ns				
t _{PLH}	Ā/B	Υ	C ₁ = 15 pF	8.4 ⁽¹⁾	13.2 ⁽¹⁾	1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	1	15.5	ns				
t _{PHL}	AVD	ı	C _L = 15 pr	8.4(1)	13.2 ⁽¹⁾	1 ⁽¹⁾	15.5 ⁽¹⁾	1	15.5	1	15.5	115				
t _{PLH}	G	Υ	O 15 pF	8.7(1)	13.6 ⁽¹⁾	1 ⁽¹⁾	16 ⁽¹⁾	1	16	1	16	ns				
t _{PHL}	G	ı	$C_L = 15 pF$	8.7 ⁽¹⁾	13.6 ⁽¹⁾	1 ⁽¹⁾	16 ⁽¹⁾	1	16	1	16	115				
t _{PLH}	A or B	Υ	$C_1 = 50 \text{ pF}$	8.7	13.2	1	15	1	15	1	15	ns				
t _{PHL}	AUIB	ī	C _L = 50 pr	8.7	13.2	1	15	1	15	1	15	115				
t _{PLH}	Ā/B	Υ	$C_1 = 50 \text{ pF}$	10.9	16.7	1	19	1	19	1	19	no				
t _{PHL}	A/D	Ť	C _L = 50 pF	10.9	16.7	1	19	1	19	1	19	ns				
t _{PLH}	G	Y	0 50 5	0 50 - 5	0 50-5	C ₁ = 50 pF	11.2	11.2	17.1	1	19.5	1	19.5	1	19.5	no
t _{PHL}	<u> </u>	ī	O _L = 50 pr	11.2	17.1	1	19.5	1	19.5	1	19.5	ns				

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.



SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

	FROM	то	LOAD	T _A = 2	25°C	T _A = -59		T _A = -4 85		T _A = -40	°C		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	^		SN54A	UC157	SN74AHC157		Recommended SN74AHC157		UNIT	
				TYP	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
t _{PLH}				4.1 ⁽¹⁾	6.4 ⁽¹⁾	1 ⁽¹⁾	7.5 ⁽¹⁾	1	7.5	1	7.5		
t _{PHL}	A or B	Y	$C_L = 15 pF$	4.1 ⁽¹⁾	6.4 ⁽¹⁾	1 (1)	7.5 ⁽¹⁾	1	7.5	1	7.5	ns	
t _{PLH}	Ā/B	Y	0 45 -5	5.3 ⁽¹⁾	8.1 ⁽¹⁾	1 ⁽¹⁾	9.5 ⁽¹⁾	1	9.5	1	9.5		
t _{PHL}	A/B	Y	$C_L = 15 pF$	5.3 ⁽¹⁾	8.1 ⁽¹⁾	1 ⁽¹⁾	9.5 ⁽¹⁾	1	9.5	1	9.5	ns	
t _{PLH}	G	Y	C _L = 15 pF	5.6 ⁽¹⁾	8.6 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10	1	10		
t _{PHL}	G	Ť		5.6 ⁽¹⁾	8.6 ⁽¹⁾	1 ⁽¹⁾	10 ⁽¹⁾	1	10	1	10	ns	
t _{PLH}	A or B	Y	C _L = 50 pF	5.6 ⁽¹⁾	8.4 ⁽¹⁾	1 ⁽¹⁾	9.5 ⁽¹⁾	1	9.5	1	9.5	ns	
t _{PHL}	AUIB	•	CL = 50 pr	5.6 ⁽¹⁾	8.4 ⁽¹⁾	1 (1)	9.5 ⁽¹⁾	1	9.5	1	9.5	115	
t _{PLH}	Ā/B	Υ	C ₁ = 50 pF	6.8 ⁽¹⁾	10.1 ⁽¹⁾	1 ⁽¹⁾	11.5 ⁽¹⁾	1	11.5	1	11.5	20	
t _{PHL}	A/D	Ť	C _L = 50 pF	6.8 ⁽¹⁾	10.1 ⁽¹⁾	1 ⁽¹⁾	11.5 ⁽¹⁾	1	11.5	1	11.5	ns	
t _{PLH}	G	Υ	0 50-5	0 50-5	7.1 ⁽¹⁾	10.6 ⁽¹⁾	1 ⁽¹⁾	12 ⁽¹⁾	1	12	1	12	20
t _{PHL}	<u> </u>		$C_L = 50 \text{ pF}$	7.1 (1)	10.6 ⁽¹⁾	1 (1)	12 ⁽¹⁾	1	12	1	12	ns 2	

⁽¹⁾ On products compliant to MIL-PRF-38535, this parameter is not production tested.

NOISE CHARACTERISTICS

 $V_{CC} = 5 \text{ V}, C_{L} = 50 \text{ pF}, T_{A} = 25^{\circ}\text{C}^{(1)}$

	DADAMETED	SN	SN74AHC157			
	PARAMETER	MIN	TYP	MAX		
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}			0.8	V	
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}			-0.8	V	
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.8		V	
V _{IH(D)}	High-level dynamic input voltage	3.5			V	
V _{IL(D)}	Low-level dynamic input voltage			1.5	V	

⁽¹⁾ Characteristics are for surface-mount packages only.

OPERATING CHARACTERISTICS


 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load,	f = 1 MHz	11	pF

Product Folder Links: SN54AHC157 SN74AHC157



PARAMETER MEASUREMENT INFORMATION



- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
 - Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_f \leq$ 3 ns. \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms



REVISION HISTORY

CI	hanges from Revision I (May 1996) to Revision J	
•	Changed document format from Quicksilver to DocZone.	1
•	Extended operating temperature range to 125°C	3

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9764201Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9764201Q2A SNJ54AHC 157FK	Samples
5962-9764201QEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9764201QE A SNJ54AHC157J	Samples
5962-9764201QFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9764201QF A SNJ54AHC157W	Samples
SN74AHC157D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC157	Samples
SN74AHC157DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA157	Samples
SN74AHC157DGVR	ACTIVE	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA157	Samples
SN74AHC157DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC157	Samples
SN74AHC157N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 125	SN74AHC157N	Samples
SN74AHC157NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC157	Samples
SN74AHC157PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA157	Samples
SN74AHC157PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA157	Samples
SN74AHC157PWRG3	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	HA157	Samples
SN74AHC157RGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HA157	Samples
SNJ54AHC157FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9764201Q2A SNJ54AHC 157FK	Samples
SNJ54AHC157J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9764201QE A SNJ54AHC157J	Samples

14-Oct-2022

SNJ54AHC157W

www.ti.com

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)	,	(4/5)	
							(6)				
SNJ54AHC157W	ACTIVE	CFP	W	16	1	Non-RoHS	SNPB	N / A for Pkg Type	-55 to 125	5962-9764201QF	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54AHC157, SN74AHC157:

PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

Catalog: SN74AHC157

• Military : SN54AHC157

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC157DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74AHC157DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74AHC157DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74AHC157NSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74AHC157PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC157PWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC157RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC157DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74AHC157DGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74AHC157DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74AHC157NSR	SO	NS	16	2000	356.0	356.0	35.0
SN74AHC157PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74AHC157PWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74AHC157RGYR	VQFN	RGY	16	3000	356.0	356.0	35.0

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9764201Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9764201QFA	W	CFP	16	1	506.98	26.16	6220	NA
SN74AHC157D	D	SOIC	16	40	507	8	3940	4.32
SN74AHC157N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC157N	N	PDIP	16	25	506	13.97	11230	4.32
SN74AHC157PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SNJ54AHC157FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54AHC157W	W	CFP	16	1	506.98	26.16	6220	NA



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated