



🕳 Sample &

Buy







DS100BR111A

ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015

DS100BR111A 具有输入均衡和输出去加重功能的 超低功耗 10.3Gbps 单通道中继器

- 特性 1
- 速率高达 10.3Gbps 的双通道中继器
 - DS100BR111:1个双向通道
 - DS100BR210:2个单向通道
 - DS100BR111A: 1 个双向通道
- 低功耗:每通道 65mW (典型值),可选择关闭不 使用的通道
- 高级信号调节功能
 - 接收均衡功能高达 +36dB
 - 发送去加重功能高达 -12dB
 - 发送 VOD 控制: 600 至 1200mVp-p
 - 10.3Gbps 速率下的残余确定性抖动 (DJ) 较低
- 可通过引脚选择、EEPROM 或 SMBus 接口进行编 稈
- 单电源电压: 2.5V 或 3.3V
- 4mm x 4mm 24 引脚超薄型四方扁平无引线 (WQFN) 封装内的直通引脚分配
- 5kV 人体模型 (HBM) 静电放电 (ESD) 额定电压
- -40°C 至 85°C 工作温度范围

2 应用

- 通信系统中的高速有源铜缆模块
- 10GE、光纤通道 (FC)、串行 SCSI (SAS)、串行高 级技术附件 (SATA) 3/6Gbps (支持带外 (OOB) 检 测)、无限带宽技术、通用公共无线接口 (CPRI)、RXAUI 等

简化电路原理图 4



3 说明

DS100BR111A 是一款超低功耗、高性能中继器,设 计用于数据传输速率高达 10.3Gbps 的串行链路。 DS100BR111A 的引脚采用单个双向通道配置(一个 发送通道,一个接收通道)。 DS100BR111A 的输入 具有一个强大的 4 级连续时间线性均衡器 (CTLE),可 在 5GHz 频率下提供高达 +36dB 的升压,并且能够打 开一个因码间干扰 (ISI) (由电路板走线或铜质同轴电 缆等互连介质引起)而完全关闭的输入眼型状态。发 送器具有一个高达 -12dB 的可编程输出去加重驱动 器,可驱动的输出电压范围为 600mVp-p 至 1200mVp-p.

可通过引脚控制、SMBus 协议或外部 EEPROM 来应 用可编程设置。 在 EEPROM 模式下, 配置信息在加 电时自动加载,这样就免除了对于外部微处理器或软件 驱动程序的需要。 DS100BR111A 每个通道仅消耗 65mW(典型值),并且可选择关闭不使用的通道。 凭借这一超低功耗特性,可免除对外部散热器的需求, 并简化有源电缆应用中的热管理。.

器件信息(1)

器件型号	封装	封装尺寸(标称值)
DS100BR111A	WQFN (24)	4.00mm x 4.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。



目录

1	特性	<u></u> 1
2	应用	
3	说明	
4	简化	.电路原理图1
5	修订	历史记录
6	Pin	Configuration and Functions 3
7	Spe	cifications6
	7.1	Absolute Maximum Ratings 6
	7.2	ESD Ratings 6
	7.3	Recommended Operating Conditions 6
	7.4	Thermal Information 6
	7.5	Electrical Characteristics 6
	7.6	Electrical Characteristics — Serial Management Bus Interface
	7.7	Timing Requirements — LOS and ENABLE / DISABLE Timing
	7.8	Typical Characteristics 11
8	Deta	ailed Description 12
	8.1	Overview 12
	8.2	Functional Block Diagram 12

	8.3	Feature Description	. 13
	8.4	Device Functional Modes	. 13
	8.5	Programming	. 15
	8.6	Register Maps	. 29
9	App	lication and Implementation	35
	9.1	Application Information	. 35
	9.2	Typical Application	. 35
10	Pow	ver Supply Recommendations	42
	10.1	3.3-V or 2.5-V Supply Mode Operation	. 42
	10.2	Power Supply Bypass	. 43
11	Lay	out	43
	11.1	Layout Guidelines	. 43
	11.2	Layout Example	. 43
12	器件	和文档支持	45
	12.1	文档支持	. 45
	12.2	商标	. 45
	12.3	静电放电警告	. 45
	12.4	术语表	. 45
13	机械	封装和可订购信息	45

5 修订历史记录

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (April 2013) to Revision D

•	已添加、 <i>订购信息</i>	更新或重命名以下部分:	器件信息表,	应用和实施;	电源相关建议;	布局;	器件和文档支持;	机械、	封装和	1
•	Change	d ESD Ratings Table								6
•	Added T	hermal Information								6



www.ti.com.cn

Page



6 Pin Configuration and Functions



(1) The center DAP on the package bottom is the device GND connection. This pad must be connected to GND through multiple (minimum of 4) vias to ensure optimal electrical and thermal performance.

Pin Functions⁽¹⁾

PIN			DECODIDITION
NAME	NUMBER	WO, ITPE	DESCRIPTION
DIFFERENTIAL HIGI	H SPEED I/O's		
INA+, INA- , INB+, INB-	24, 23 11, 12	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. On-chip 50 Ω termination resistors connect both INx+ and INx- to VDD. Compatible with AC coupled CML inputs.
OUTA+, OUTA-, OUTB+, OUTB-	7, 8 20, 19	O, CML	Inverting and non-inverting 50 Ω driver outputs with de-emphasis. Compatible with AC coupled CML inputs.
CONTROL PINS			
ENSMB	3	I, 4-LEVEL, LVCMOS	System Management Bus (SMBus) Enable Pin High = Register Access SMBus Slave Mode Float = Read External EEPROM (SMBus Master Mode) Tie 1 k Ω to GND = Pin Mode

(1) LVCMOS inputs without the "Float" conditions must be driven to a logic low or high at all times or operation is not guaranteed. Unless the "Float" level is desired, 4-Level input pins require a minimum 1 kΩ resistor to GND, VDD (in 2.5 V mode), or VIN (in 3.3 V mode). Input edge rate for LVCMOS/FLOAT inputs must be faster than 50 ns from 10–90%.

DS100BR111A ZHCSD97D - JANUARY 2012 - REVISED JANUARY 2015

www.ti.com.cn

ISTRUMENTS

EXAS

Pin Functions⁽¹⁾ (continued)

PIN			DESCRIPTION		
NAME	NUMBER	I/O, ITPE	DESCRIPTION		
ENSMB = Float or 1	(SMBus MODE	S)			
SCL	5	I, 2-LEVEL, LVCMOS, O, Open Drain	Clock output when loading EEPROM configuration, reverting to SMBus clock input when EEPROM load is complete (ALL_DONE = 0). External 2 k Ω to 5 k Ω pull-up resistor to VDD (2.5 V mode) or VIN (3.3 V mode) recommended as per SMBus interface standards ⁽²⁾		
SDA	4	I, 2-LEVEL, LVCMOS, O, Open Drain	In both SMBus Modes, this pin is the SMBus data I/O. Data input or open drain output. External 2 k Ω to 5 k Ω pull-up resistor to VDD (2.5 V mode) or VIN (3.3 V mode) recommended as per SMBus interface standards ⁽²⁾		
AD0-AD3	10, 9, 2, 1	I, 4-LEVEL, LVCMOS	ENSMB Master or Slave mode SMBus Slave Address Inputs. In SMBus mode, these pins are the user set SMBus slave address inputs. There are 16 addresses supported by these pins. Pins must be tied Low or HIGH when used to define the device SMBus address. ⁽³⁾		
READEN	17	I, 2-LEVEL, LVCMOS	ENSMB = Float: When using SMBus Master Mode, a logic low on this pin starts the load from the external EEPROM. ENSMB = 1: When using SMBus Slave Mode, the VOD_SEL/READEN pin must be tied Low for the AD[3:0] to be active. If this pin is tied High or left floating, an address of 0xB0 will be used for the DS100BR111A.		
DONE	18	O, 2-LEVEL, LVCMOS	When using an External EEPROM (ENSMB = Float), Valid Register Load Status Output High = External EEPROM load failed or incomplete Low = External EEPROM load passed		
ENSMB = 0 (PIN MO	DE)				
EQA0, EQA1 EQB0, EQB1	10, 9 1, 2	I, 4-LEVEL, LVCMOS	EQA[1:0] and EQB[1:0] control the level of equalization on the input pins. EQA[1:0] controls the A channel, and EQB[1:0] controls the B channel. The pins are only active when ENSMB = 0. When ENSMB = 1, the SMBus registers provide independent control of each channel, and the EQB0/B1 pins are converted to SMBus AD2/AD3 inputs. See Table 3 for additional information.		
DEMA, DEMB	4, 5	I, 4-LEVEL, LVCMOS	DEMA and DEMB control the level of de-emphasis for the output driver when in 10G mode. DEMA controls the A channel, and DEMB controls the B channel. The pins are only active when ENSMB = 0. When ENSMB = 1, the SMBus registers provide independent control of each channel, and the DEM pins are converted to SMBus SCL and SDA pins. See Table 4 for additional information.		
VOD_SEL	17	I, 4-LEVEL, LVCMOS	VOD Select High = (VOD = 950 mVpp or 1150 mVpp) Float = (VOD = 850 mVpp) 20 k Ω to GND = (VOD = 1050 mVpp) 1 k Ω to GND = (VOD = 575 mVpp) See ⁽³⁾⁽⁴⁾ for additional notes. See Table 2 for additional information.		
MODE	18	I, 4-LEVEL, LVCMOS	Controls Device Mode of Operation High= 10GbE Mode, Continuous Talk (Output Always On) Float = Slow OOB 20 k Ω to GND = eSATA Mode, Fast OOB, Auto Low Power on 100 µs of inactivity. SD stays active. 1 k Ω to GND = SAS Mode, Fast OOB		
	30TH PIN AND	SMBus MODE	S (LVCMOS)		
TX_DIS	6	I, 2-LEVEL, LVCMOS	High = OUTA Enabled, OUTB Disabled Low = OUTA and OUTB Enabled		
LOS	13	O, Open Drain	Indicates Loss of Signal (Default is LOS on INA). Can be modified via SMBus registers.		

- (3) (4)

SCL and SDA pins can be tied either to 3.3 V or 2.5 V, regardless of whether the device is operating in 2.5 V mode or 3.3 V mode. Setting VOD_SEL = High in SMBus Mode will force the SMBus Address = 0xB0 DS100BR111A OUTA is limited to 575 mVpp in pin mode. (2)



DS100BR111A ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015

Pin Functions⁽¹⁾ (continued)

PIN			DESCRIPTION
NAME	NUMBER	I/O, ITPE	DESCRIPTION
SD_TH	14	I, 4-LEVEL, LVCMOS	The SD_TH pin controls LOS threshold setting Assert (mVpp), Deassert (mVpp) High = 190 mVpp, 130 mVpp Float = 180 mVpp, 110 mVpp (Default) 20 k Ω to GND = 160 mVpp, 100 mVpp 1 k Ω to GND = 210 mVpp, 150 mVpp ⁽⁵⁾
VDD_SEL	16	I, FLOAT	Enables the 3.3 V to 2.5 V internal regulator Low = 3.3 V Operation Float = 2.5 V Operation
POWER			
VDD	21, 22	Power	Power supply pins When in 2.5 V mode, connect to 2.5 V supply. When in 3.3 V mode, do not connect to any supply voltage. Should be used to attach external decoupling to device, 100 nF recommended. See <i>Power Supply Recommendations</i> for additional information.
VIN	15	Power	VIN = 3.3 V ± 10% (input to internal LDO regulator) When in 2.5 V mode, VIN pin must be left floating. See <i>Power Supply Recommendations</i> for additional information.
GND	DAP	Power	Ground pad (DAP - die attach pad).

(5) Using values less than the default level can extend the time required to detect LOS and are not recommended.

XAS STRUMENTS

www.ti.com.cn

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply Voltage (VDD)	-0.5	2.75	V
Supply Voltage (VIN)	-0.5	4.0	V
LVCMOS Input/Output Voltage	-0.5	4.0	V
CML Input Voltage	-0.5	(VDD+0.5)	V
CML Input Current	-30	30	mA
Junction Temperature		125	°C
Storage Temperature Range T _{stg}	-40	125	°C

(1) "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied.

For soldering specifications, see SNOA549. (2)

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±5000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±1250	V

(1)

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (2)

7.3 Recommended Operating Conditions⁽¹⁾

	MIN	NOM	MAX	UNIT
Supply Voltage (2.5 V mode)	2.375	2.5	2.625	V
Supply Voltage (3.3 V mode)	3.0	3.3	3.6	V
Ambient Temperature	-40	25	+85	°C
SMBus (SDA, SCL)			3.6	V

The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated (1) beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of -40°C to +125°C. Models are validated to Maximum Operating Voltages only.

7.4 Thermal Information

		DS100BR111A	
	THERMAL METRIC ⁽¹⁾	WQFN/RTW	UNIT
		24 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance, No Airflow, 4 layer JEDEC	33	8CAN
R _{θJC(top)}	Junction-to-case (top) thermal resistance	3.2	C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER SUPPLY CURRENT						
		TX_DIS = Low, EQ = ON VOD_SEL = Float (850 mVpp)		50	63	
IDD	Supply Current	Auto Low Power Mode $TX_DIS = Low, MODE = 20 k\Omega$ VID CHA and CHB = 0.0 V VOD_SEL = Float (850 mVpp)		12	15	mA
		TX_DIS = HIGH		25	35	



ZHCSD97D - JANUARY 2012 - REVISED JANUARY 2015

Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LVCMOS DC S	PECIFICATIONS					
V _{IH25}	High Level Input Voltage, 2-Level LVCMOS	2.5 V Supply Mode	2.0		VDD	V
V _{IH33}	High Level Input Voltage, 2-Level LVCMOS	3.3 V Supply Mode	2.0		VIN	V
V _{IL}	Low Level Input Voltage, 2-Level LVCMOS		GND		0.7	V
V _{OH}	High Level Output Voltage	$I_{OH} = -4.0 \text{ mA}^{(1)}$	2.0			V
V _{OL}	Low Level Output Voltage	I _{OL} = 4.0 mA			0.4	V
la.		Vinput = 0 V or VDD VDD_SEL = Float	-15		15	
IIN	Input Leakage Current	Vinput = 0 V or VIN VDD_SEL = Low	-15		15	μΑ
I _{IN-P}	Input Leakage Current 4-Level Input ⁽²⁾	Vinput = 0 V or VDD - 0.05 V VDD_SEL = Float Vinput = 0 V or VIN - 0.05 V VDD_SEL = Low	-160		80	μΑ
CML RECEIVE	R INPUTS	·				
V _{TX}	Source Transmit Launch Differential Signal Level	Default power-up conditions ENSMB = 0 or 1	190	800	1600	mVp-p
	RX return loss	SDD11 @ 4.1 GHz		-12		
RL _{RX-IN}		SDD11 @ 11.1 GHz		-8		dB
		SCD11 @ 11.1 GHz		-10		
HIGH SPEED T	RANSMITTER OUTPUTS					
V _{OD1}	Output Voltage Differential Swing	OUT+ and OUT- AC coupled and terminated by 50 Ω to GND VOD_SEL = Low (575 mVpp setting) DE = Low	425	575	725	
V _{OD2}	Output Voltage Differential Swing	OUT+ and OUT- AC coupled and terminated by 50 Ω to GND VOD_SEL = Float (850 mVpp setting) DE = Low	675	850	1025	mVp-p
V _{OD3}	Output Voltage Differential Swing	OUT+ and OUT- AC coupled and terminated by 50 Ω to GND VOD_SEL = 20 k Ω to GND (1050 mVpp) DE = Low	850	1050	1275	
V _{OD_DE1}	De-Emphasis Levels	OUT+ and OUT- AC coupled and terminated by 50 Ω to GND VOD_SEL = Float (850 mVpp) DE = Float		-3.5		dB
V _{OD_DE2}	De-Emphasis Levels	OUT+ and OUT- AC coupled and terminated by 50 Ω to GND VOD_SEL = Float (850 mVpp) DE = 20 k Ω to GND		-6		dB

VOH only applies to the DONE pin; LOS, SCL, and SDA are open-drain outputs that have no internal pull-up capability. DONE is a full LVCMOS output with pull-up and pull-down capability.
 Input is held to a maximum of 50 mV below VDD or VIN to simulate the use of a 1 kΩ resistor on the input.

ISTRUMENTS

www.ti.com.cn

EXAS

Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{OD_DE3}	De-Emphasis Levels	OUT+ and OUT- AC coupled and terminated by 50 Ω to GND VOD_SEL = Float (850 mVpp) DE = HIGH		-9		dB
V _{CM-AC}	Output Common-Mode Voltage	AC Common Mode Voltage DE = 0 dB, VOD ≤ 1000 mVpp		4.5		
V _{CM-DC}	Output DC Common-Mode Voltage	DC Common Mode Voltage	0	0 1.1 1.9		
V _{IDLE}	TX IDLE Output Voltage	VID = 0 mVp-p			30	mV
		SDD22 @ 4.1 GHz		-13		
DI	TX return loss	SDD22 @ 11.1 GHz		-9		dD
KLTX-DIFF	TX Tetulin loss	SCC22 @ 2.5 GHz		-22		uВ
		SCC22 @ 11.1 GHz		-10		
Delta_Z _M	Transmitter Termination Mismatch	DC, $I_{FORCE} = \pm 100 \ \mu A^{(3)}$		2.5%		
T _{R/F}	Transmitter Rise and Fall Time	Measurement points at 20% - 80% (4)		38		ps
T _{PD}	Propagation Delay	Measured at 50% crossing EQ = 0x00		230		ps
Т _{ССSK}	Channel to Channel Skew	T = 25°C, VDD = 2.5 V		7		ps
T _{PPSK}	Part to Part Skew	T = 25°C, VDD = 2.5 V		20		ps
T _{TX-IDLE-SET-TO-} IDLE	Max time to transition to idle after differential signal	VIN = 1 Vpp, 10 Gbps EQ = 0x00, DE = 0 dB		6.5		ns
T _{TX-IDLE-TO-} DIFF-DATA	Max time to transition to valid differential signal after idle	VIN = 1 Vpp, 10 Gbps EQ = 0x00, DE = 0 dB		3.2		ns
T _{ENV_DISTORT}	Active OOB timing distortion, input active time vs. output active time			3.3		ns
OUTPUT JITTE	R SPECIFICATIONS ⁽⁵⁾					
R _J	Random Jitter	No Media		0.3		ps (rms)
D _{J1}	Deterministic Jitter	Source Amplitude = 700 mVpp, PRBS15 pattern, 10.3125 Gbps VOD = Default, EQ = minimum, DE = 0 dB		0.09		UI
EQUALIZATION	4					
D _{JE1}	Residual Deterministic Jitter	10.3125 Gbps 8 meter 30AWG Cable on Input Source = 700 mVpp, PRBS15 pattern EQ = 0x2B		0.23		UI
D _{JE2}	Residual Deterministic Jitter	10.3125 Gbps 30" 4-mil FR4 on Inputs Source = 700 mVpp, PRBS15 pattern EQ = 0x17		0.15		UI
DE-EMPHASIS	Γ					
D _{JD1}	Residual Deterministic Jitter	10.3125 Gbps 10" 4 mil stripline FR4 on Outputs Source = 700 mVpp, PRBS15 pattern EQ = Min, VOD = 1050 mVpp, DE = -3.5 dB		0.14		UI

(3) Force ±100 μA on output, measure ΔV on the Output and calculate impedance. Mismatch is the percentage difference of OUTn+ and (3) Poice ±100 µA on output, measure ΔV on the Output and calculate impedance. Mismatch is the per OUTn- impedance driving the same logic state.
 (4) Default VOD used for testing. DE = -1.5 dB level used to compensate for fixture attenuation.
 (5) Typical jitter reported is determined by jitter decomposition software on the DSA8200 Oscilloscope.



7.6 Electrical Characteristics — Serial Management Bus Interface

Over recommended operating supply and temperature ranges unless other specified.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SERIAL BUS	INTERFACE DC SPECIFICATIONS	1)				
V _{IL}	Data, Clock Input Low Voltage				0.8	V
VIH	Data, Clock Input High Voltage		2.1		3.6	V
I _{PULLUP}	Current Through Pull-Up Resistor or Current Source	High Power Specification	4			mA
V _{DD}	Nominal Bus Voltage		2.375		3.6	V
I _{LEAK-Bus}	Input Leakage Per Bus Segment	See ⁽²⁾	-200		200	μA
CI	Capacitance for SDA and SCL	See (2) (3) (4)			10	pF
R _{TERM}	External Termination Resistance	Pullup V _{DD} = 3.3 V, See $^{(2)}$ $^{(3)}$ $^{(5)}$		2000		Ω
	pull to V_{DD} = 2.5V ± 5% OR 3.3V ± 10%	Pullup V_{DD} = 2.5 V, See ^{(2) (3) (5)}		1000		Ω
SERIAL BUS	INTERFACE TIMING SPECIFICATIO	DNS				
FSMB	Bus Operating Frequency	ENSMB = VDD (Slave Mode)			400	kHz
		ENSMB = Float (Master Mode) ⁽¹⁾	280	400	520	kHz
T _{BUF}	Bus Free Time Between Stop and Start Condition		1.3			μs
T _{HD:STA}	Hold time after (Repeated) Start Condition. After this period, the first clock is generated.	At I _{PULLUP} , Max	0.6			μs
T _{SU:STA}	Repeated Start Condition Setup Time		0.6			μs
T _{SU:STO}	Stop Condition Setup Time		0.6			μs
T _{HD:DAT}	Data Hold Time		0			ns
T _{SU:DAT}	Data Setup Time		100			ns
T _{LOW}	Clock Low Period		1.3			μs
T _{HIGH}	Clock High Period	See ⁽⁶⁾	0.6		50	μs
t _F	Clock/Data Fall Time	See ⁽⁶⁾			300	ns
t _R	Clock/Data Rise Time	See ⁽⁶⁾			300	ns
t _{POR}	Time in which a device must be operational after power-on reset	See ^{(4) (6)}			500	ms

(1) EEPROM interface requires 1 MHz capable EEPROM device.

Recommended value. (2)

(3)

Recommended maximum capacitance load per bus segment is 400 pF. Guaranteed by design and characterization. Parameter not tested in production. (4)

(5) Maximum termination voltage should be identical to the device supply voltage.

(6) Compliant to SMBus 2.0 physical layer specification. See System Management Bus (SMBus) Specification Version 2.0, section 3.1.1 SMBus common AC specifications for details.

7.7 Timing Requirements — LOS and ENABLE / DISABLE Timing

			MIN	NOM	MAX	UNIT
T _{LOS_OFF}	Input IDLE to Active RX_LOS response time	See ⁽¹⁾		0.035		μs
T _{LOS_ON}	Input Active to IDLE RX_LOS response time	See ⁽¹⁾		0.4		μs
T _{OFF}	TX Disable assert Time TX_DIS = HIGH to Output OFF	See ⁽¹⁾		0.005		μs
T _{ON}	TX Disable negateTime TX_DIS = Low to Output ON	See ⁽¹⁾		0.150		μs
T _{LP_EXIT}	Auto Low Power Exit ALP to Normal Operation	See ⁽¹⁾		150		ns
T _{LP_ENTER}	Auto Low Power Enter Normal Operation to Auto Low Power	See (1)		100		μs

(1) Parameter not tested in production.



Figure 1. Output Rise and Fall Transition Times



Figure 2. Propagation Delay Timing Diagram



Figure 3. Transmit Idle-Data and Data-Idle Response Time



Figure 4. SMBus Timing Parameters



7.8 Typical Characteristics

The following data was collected at 25°C.





8 Detailed Description

8.1 Overview

The DS100BR111A is a high performance bidirectional 1-lane repeater optimized for 10GbE and SAS/SATA operation, where its programmable equalization and de-emphasis compensate for lossy FR-4 printed circuit board traces or balanced cables. The DS100BR111A operates in 3 modes: Pin Control Mode (ENSMB = 0), SMBus Slave Mode (ENSMB = 1), and SMBus Master Mode (ENSMB = Float) to load register information from external EEPROM.

Each channel has a signal detector circuit that monitors the input signal amplitude. When the input signal level is below the detector's de-assert level, the output is disabled. When input signal level exceeds the detector's assert level, the output is enabled. The signal detector circuit is used to support the OOB signaling used in SAS and SATA.

8.2 Functional Block Diagram



Note: This diagram is representative of device signal flow only.



8.3 Feature Description

The 4-level input pins use a resistor divider to set the four valid control levels and provide a wider range of control settings when ENSMB = 0. There is an internal 30 k Ω pull-up and a 60 k Ω pull-down connected to the package pin. These resistors, together with the external resistor connection, combine to achieve the desired voltage level. By using the 1 k Ω pull-down, 20 k Ω pull-down, no connect, or 1 k Ω pull-up, the optimal voltage levels for each of the four input states are achieved as shown in Table 1.

		RESULTING PIN VOLTAGE			
LEVEL	SETTING	3.3 V MODE	2.5 V MODE		
0	Tie 1 kΩ to GND	0.10 V	0.08 V		
R	Tie 20 kΩ to GND	1/3 x V _{IN}	1/3 x V _{DD}		
F	Float (leave pin open)	2/3 x V _{IN}	2/3 x V _{DD}		
1	Tie 1 k Ω to V_{IN} or V_{DD}	V _{IN} - 0.05 V	V _{DD} - 0.04 V		

Table 1. 4–Level Control Pin Settings

8.3.1 Typical 4-Level Input Thresholds

- Internal Threshold between 0 and R = 0.2 * V_{IN} or V_{DD}
- Internal Threshold between R and F = 0.5 * V_{IN} or V_{DD}
- Internal Threshold between F and 1 = 0.8 * V_{IN} or V_{DD}

In order to minimize the startup current associated with the integrated 2.5 V regulator, the 1 k Ω pull-up / pulldown resistors are recommended. If several four level inputs require the same setting, it is possible to combine two or more 1 k Ω resistors into a single lower value resistor. As an example, combining two inputs with a single 500 Ω resistor is a valid way to save board space.

8.4 Device Functional Modes

8.4.1 Pin Control Mode

When in Pin Mode (ENSMB = 0), equalization, de-emphasis, and VOD (output amplitude) can be selected via external pin control for both the A-channel and B-channel. Equalization and de-emphasis can be programmed by pin selection for each side independently. For further device control, the VOD_SEL and MODE pins are available to improve DS100BR111A performance depending on design applications. The receiver electrical idle detect threshold is also adjustable via the SD_TH pin. Pin control mode is ideal in situations where neither MCU or EEPROM is available to access the device via SMBus SDA and SCL lines.

8.4.2 SMBus Slave Mode

When in Slave SMBus Mode (ENSMB = 1), equalization, de-emphasis, and VOD (output amplitude) are all programmable on an individual channel basis. Upon assertion of ENSMB, the EQx, DEMx, and VODx settings are controlled by SMBus immediately. It is important to note that SMBus settings can only be changed from their defaults after asserting Register Enable by setting Reg 0x06[3] = 1. The EQx, DEMx, and VODx pins are subsequently converted to AD0-AD3 SMBus address inputs. The other external control pins (TX_DIS, MODE, and SD_TH) remain active unless their respective registers are written to and the appropriate override bit is set. If the user overrides a pin control, the input voltage level of that control pin is ignored until ENSMB is driven low (Pin Mode). In the event that channels are powered down via the TX_DIS pin, register setting states are not affected.

Level	SD_TH (Pin 14)	SMBus REG bit [3:2] and [1:0]	TYPICAL ASSERT LEVEL (mVpp)	TYPICAL DE-ASSERT LEVEL (mVpp)
1	0	10	210	150
2	R	01	160	100
3	F (Default)	00	180	110
4	1	11	190	130

Table 2. Signal Detect Threshold Level⁽¹⁾

(1) Typical assert and de-assert levels were measured with VDD = 2.5 V, 25°C, and 010101 pattern at 8 Gbps.

DS100BR111A

ZHCSD97D - JANUARY 2012 - REVISED JANUARY 2015



www.ti.com.cn

8.4.3 SMBus Master Mode

When in SMBus Master Mode (ENSMB = Float), the equalization, de-emphasis, and VOD (output amplitude) for multiple devices can be loaded via external EEPROM. By asserting a Float condition on the ENSMB pin, an external EEPROM writes register settings to each device in accordance with its SMBus slave address. The settings programmable by external EEPROM provide only a subset of all the register bits available via SMBus Slave Mode, and the bit-mapping between SMBus Slave Mode registers and EEPROM addresses can be referenced in Table 6. Once the EEPROM successfully finishes loading each device's register settings, the device reverts back to SMBus Slave Mode and releases SDA and SCL control to an external master MCU. If the EEPROM fails to load settings to a particular device, for example due to an invalid or blank hex file, the device waits indefinitely in an unknown state where access to the SMBus lines is not possible.

8.4.4 Signal Conditioning Settings

Equalization, de-emphasis, and VOD settings accessible via the pin controls are chosen to meet the needs of most high speed applications. For additional levels and flexibility in EQ, de-emphasis, and VOD programming, these settings can be controlled via the SMBus registers. Each control pin input has a total of four possible voltage level settings. In pin mode, Table 3 shows the 16 EQ settings available, and Table 4 shows the 16 de-emphasis and VOD combination settings available. Note that when in pin mode, only 16 of a possible 256 EQ programmable levels can be accessed by setting the EQx[1:0] pins. In addition, each pin setting applied to the VOD_SEL and DEMx pin input programs a fixed combination of VOD and de-emphasis. In order to access all 256 EQ levels and control both VOD and de-emphasis settings independently, SMBus register access must be used.

			EQUALIZATION	BOOST RELATIVE TO	DC
LEVEL	EQA1 EQB1	EQA0 EQB0	EQ — 8 bits [7:0]	dB BOOST at 5 GHz	SUGGESTED MEDIA ⁽¹⁾
1	0	0	0000 0000 = 0x00	2.5	FR4 < 5 inch trace
2	0	R	0000 0001 = 0x01	6.5	FR4 5 inch trace
3	0	F	0000 0010 = 0x02	9	FR4 10 inch trace
4	0	1	0000 0011 = 0x03	11.5	FR4 15 inch trace
5	R	0	0000 0111 = 0x07	14	FR4 20 inch trace
6	R	R	0001 0101 = 0x15	15	FR4 25 inch trace
7	R	F	0000 1011 = 0x0B	17	FR4 25 inch trace
8	R	1	0000 1111 = 0x0F	19	7m 30 AWG Cable
9	F	0	0101 0101 = 0x55	20	FR4 30 inch trace
10	F	R	0001 1111 = 0x1F	23	8m 30 AWG Cable FR4 35 inch trace
11	F	F	0010 1111 = 0x2F	25	10m 30 AWG Cable
12	F	1	0011 1111 = 0x3F	27	
13	1	0	1010 1010 = 0xAA	30	
14	1	R	0111 1111 = 0x7F	31	10m - 12m, Cable
15	1	F	1011 1111 = 0xBF	33	
16	1	1	1111 1111 = 0xFF	34	

Table 3. Equalizer Settings

(1) Settings are approximate and will change based on PCB material, trace dimensions, and driver waveform characteristics. Optimal EQ settings should be determined via simulation and prototype verification.

Level	VOD_SEL ⁽²⁾⁽³⁾	DEMA/B	SMBus Register DEM Level	SMBus Register VOD Level	VOD (mVpp)	DEM (dB)		
1	0	0	000	000	575	0		
2	0	F	010	000	575	-3.5		
3	0	R	011	000	575	-6		
4	0	1	101	000	575	-9		
5	F	0	000	011	850	0		
6	F	F	010	011	850	-3.5		
7	F	R	011	011	850	-6		
8	F	1	101	011	850	-9		
9	R	0	000	101	1050	-0		
10	R	F	010	101	1050	-3.5		
11	R	R	011	101	1050	-6		
12	R	1	101	101	1050	-9		
13	1	0	000	100	950	0		
14	1	F	001	100	950	-1.5		
15	1	R	001	110	1150	-1.5		
16	1	1	010	110	1150	-3.5		

Table 4. De-Emphasis and Output Voltage Settings⁽¹⁾

(1) The DS100BR111A VOD for OUTPUT A is limited to 575 mVpp in pin mode (ENSMB=0). With ENSMB = 1 or Float, the VOD for OUTPUT A can be adjusted with SMBus register 0x23 [4:2] as shown in Table 9.

(2) Below VOD = 850 mVpp, output setting de-emphasis gain is reduced.

(3) In SMBus Mode, if VOD_SEL is in the Logic 1 state (1 kΩ resistor to VIN or VDD), the DS100BR111A AD0-AD3 pins are internally forced to 0.

8.5 Programming

8.5.1 System Management Bus (SMBus) and Configuration Registers

The System Management Bus interface is compatible with the SMBus 2.0 physical layer specification. Tie ENSMB = 1 k Ω to VDD (2.5 V mode) or VIN (3.3 V mode) to enable SMBus Slave Mode and allow access to the configuration registers.

The DS100BR111A uses AD[3:0] inputs in both SMBus Modes. These AD[3:0] pins are the user set SMBus slave address inputs and have internal pull-downs. Based on the SMBus 2.0 specification, the DS100BR111A has a 7-bit slave address. The LSB is set to 0'b (for a WRITE). When AD[3:0] pins are left floating or pulled low, AD[3:0] = 0000'b, and the device default address byte is 0xB0. The device supports up to 16 address bytes, as shown in Table 5.

TEXAS INSTRUMENTS

www.ti.com.cn

AD[3:0] SETTINGS	FULL SLAVE ADDRESS BYTE (7-Bit ADDRESS + WRITE BIT)	7-Bit SLAVE ADDRESS (HEX)
0000	B0	58
0001	B2	59
0010	B4	5A
0011	B6	5B
0100	B8	5C
0101	BA	5D
0110	BC	5E
0111	BE	5F
1000	C0	60
1001	C2	61
1010	C4	62
1011	C6	63
1100	C8	64
1101	CA	65
1110	CC	66
1111	CE	67

Table 5. Device Slave Address Bytes

The SDA and SCL pins are 3.3 V tolerant, but are not 5 V tolerant. An external pull-up resistor is required on the SDA and SCL line. The resistor value can be from 2 k Ω to 5 k Ω depending on the voltage, loading, and speed.

8.5.2 Transfer Of Data Via the SMBus

During normal operation, the data on SDA must be stable during the time when SCL is High.

There are three unique states for the SMBus:

START: A High-to-Low transition on SDA while SCL is High indicates a message START condition.

STOP: A Low-to-High transition on SDA while SCL is High indicates a message STOP condition.

IDLE: If SCL and SDA are both High for a time exceeding t_{BUF} from the last detected STOP condition or if they are High for a total exceeding the maximum specification for t_{HIGH} , then the bus will transfer to the IDLE state.

8.5.3 SMBus Transactions

The device supports WRITE and READ transactions. See Table 9 for register address, type (Read/Write, Read Only), default value, and function information.

8.5.4 Writing a Register

To write a register, the following protocol is used (see SMBus 2.0 specification):

- 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The Device (Slave) drives the ACK bit ("0").
- 3. The Host drives the 8-bit Register Address.
- 4. The Device drives an ACK bit ("0").
- 5. The Host drive the 8-bit data byte.
- 6. The Device drives an ACK bit ("0").
- 7. The Host drives a STOP condition.

Once the WRITE transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.



8.5.5 Reading a Register

- To read a register, the following protocol is used (see SMBus 2.0 specification):
- 1. The Host drives a START condition, the 7-bit SMBus address, and a "0" indicating a WRITE.
- 2. The Device (Slave) drives the ACK bit ("0").
- 3. The Host drives the 8-bit Register Address.
- 4. The Device drives an ACK bit ("0").
- 5. The Host drives a START condition.
- 6. The Host drives the 7-bit SMBus Address, and a "1" indicating a READ.
- 7. The Device drives an ACK bit "0".
- 8. The Device drives the 8-bit data value (register contents).
- 9. The Host drives a NACK bit "1" indicating end of the READ transfer.
- 10. The Host drives a STOP condition.

Once the READ transaction is completed, the bus goes IDLE and communication with other SMBus devices may now occur.

Please see Table 9 for more information.

8.5.6 EEPROM Programming

The DS100BR111A supports reading directly from an external EEPROM device by implementing SMBus Master mode. When used in SMBus Master mode, the DS100BR111A will read directly from a specific location in the external EEPROM. When designing a system that uses external EEPROM, the following guidelines should be followed:

- Set the DS100BR111A in SMBus Master Mode.
 - ENSMB (Pin 3) = Float
- The external EEPROM device must support 1 MHz operation.
- The external EEPROM device address byte must be 0xA0.
- Set the AD[3:0] inputs for SMBus address byte. When AD[3:0] = 0000'b, the device address byte is 0xB0.
- The device address can be set with the use of the AD[3:0] input up to 16 different addresses. Use the example below to set each of the SMBus addresses.
 - AD[3:0] = 0001'b, the device address byte is 0xB2
 - AD[3:0] = 0010'b, the device address byte is 0xB4
 - AD[3:0] = 0011'b, the device address byte is 0xB6
 - AD[3:0] = 0100'b, the device address byte is 0xB8
- The master implementation in the DS100BR111A supports multiple devices reading from one EEPROM.
 When tying multiple devices to the SDA and SCL pins, use these guidelines:
 - Use adjacent SMBus addresses for the 4 devices
 - Use a pull-up resistor on SDA; value = $4.7 \text{ k}\Omega$
 - Use a pull-up resistor on SCL: value = $4.7 \text{ k}\Omega$
 - Daisy-chain READEN (Pin 17) and DONE (Pin 18) from one device to the next device in the sequence.
 - 1. Tie READEN of the 1st device in the chain (U1) to GND
 - 2. Tie DONE of U1 to READEN of U2
 - 3. Tie DONE of U2 to READEN of U3
 - 4. Tie DONE of U3 to READEN of U4
 - 5. Optional: Tie DONE of U4 to a LED to show each of the devices have been loaded successfully

DS100BR111A

ZHCSD97D - JANUARY 2012 - REVISED JANUARY 2015



www.ti.com.cn

8.5.6.1 Master EEPROM Programming

Below is an example of a 2 kbits (256 x 8-bit) EEPROM in hex format for the DS100BR111A device. The first 3 bytes of the EEPROM always contain a header common and necessary to control initialization of all devices connected to the same SMBus line. There is a CRC enable flag to enable or disable CRC checking. There is a MAP bit to flag the presence of an address map that specifies the configuration data start address in the EEPROM. If the MAP bit is not present, the configuration data start address the 3-byte base header. A bit to indicate an EEPROM size > 256 bytes is necessary to address the EEPROM properly. There are 37 bytes of data size for each DS100BR111A device. For more details about EEPROM programming and Master mode, refer to SNLA228.



Figure 8. Typical EEPROM Data Set

NOTE

The maximum EEPROM size supported is 8 kbits (1024 x 8 bits).

The CRC-8 calculation is performed for each device on the first 3 bytes of header information plus the 37 bytes of data for the DS100BR111A or 40 bytes in total. The result of this calculation is placed immediately after the DS100BR111A data in the EEPROM which ends with "5454". The CRC-8 in the DS100BR111A uses a polynomial = $x^8 + x^2 + x + 1$.

There are two pins that provide unique functions in SMBus Master mode:

- DONE
- READEN

When the DS100BR111A is powered up in SMBus Master mode, it reads its configuration from the external EEPROM when the READEN pin goes low. When the DS100BR111A is finished reading its configuration from the external EEPROM, it drives the DONE pin low. In applications where there is more than one DS100BR111A on the same SMBus, bus contention can result if more than one DS100BR111A tries to take control of the SMBus at the same time. The READEN and DONE pins prevent this bus contention. The system should be designed so that the READEN pin from one DS100BR111A in the system is driven low on power-up. This DS100BR111A will take command of the SMBus on power-up and will read its initial configuration from the external EEPROM. When the first DS100BR111A is finished reading its configuration, it will drive the DONE pin



low. This pin should be <u>connected</u> to the <u>READEN</u> pin of another DS100BR111A. When this second DS100BR111A senses its <u>READEN</u> pin driven low, it will take <u>command</u> of the SMBus and read its initial configuration from the external <u>EEPROM</u>, after which it will set its DONE pin low. By connecting the DONE pin of each DS100BR111A to the <u>READEN</u> pin of the next DS100BR111A, each DS100BR111A can read its initial configuration from the EEPROM without causing bus contention.



Figure 9. Typical Multi-Device EEPROM Connection Diagram

8.5.6.2 EEPROM Address Mapping

A detailed EEPROM Address Mapping for a single device is shown in Table 6. For instances where multiple devices are written to EEPROM, the device starting address definitions align starting with Byte 0x03. A register map overview for a multi-device EEPROM address map is shown in Table 7.

DS100BR111A

ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015



www.ti.com.cn

Table 6. Single Device with Default Value

EEPROM A	Address	Byte	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Description		0,00	CRC_EN	Address Map Present	EEPROM > 256 Bytes	Reserved	DEVICE COUNT[3]	DEVICE COUNT[2]	DEVICE COUNT[1]	DEVICE COUNT[0]
Default Value	0x00	0x00	0	0	0	0	0	0	0	0
Description			Reserved							
Default Value	0x00	0x01	0	0	0	0	0	0	0	0
Description		0×02	Max EEPROM Burst size[7]	Max EEPROM Burst size[6]	Max EEPROM Burst size[5]	Max EEPROM Burst size[4]	Max EEPROM Burst size[3]	Max EEPROM Burst size[2]	Max EEPROM Burst size[1]	Max EEPROM Burst size[0]
Default Value	0x00	0x02	0	0	0	0	0	0	0	0
Description			Cont_talk_EN_CH A	Cont_talk_EN_CH B	Reserved	Reserved	Reserved	Sel_LOS	Reserved	Reserved
SMBus Reg	jister	0x03	0x01[7]	0x01[6]	0x01[5]	0x01[4]	0x01[3]	0x01[2]	0x01[1]	0x01[0]
Default Value	0x00		0	0	0	0	0	0	0	0
Description			Ovrd_LOS	LOS_Value	PWDN_Inputs	PWDN_Osc	Reserved	eSATA En CHA	eSATA En CHB	Ovrd TX_DIS
SMBus Reg	jister	0x04	0x02[5]	0x02[4]	0x02[3]	0x02[2]	0x02[0]	0x04[7]	0x04[6]	0x04[5]
Default Value	0x00		0	0	0	0	0	0	0	0
Description			TX_DIS CHA	TX_DIS CHB	Reserved	EQ Stage 4 CHB	EQ Stage 4 CHA	Reserved	Ovrd IDLE_TH	Reserved
SMBus Reg	jister	0x05	0x04[4]	0x04[3]	0x04[2]	0x04[1]	0x04[0]	0x06[4]	0x08[6]	0x08[5]
Default Value	0x04		0	0	0	0	0	1	0	0
Description			Ovrd IDLE	Reserved	Reserved	Ovrd DEM	Reserved	Reserved	Reserved	Reserved
SMBus Reg	jister	0x06	0x08[4]	0x08[3]	0x08[2]	0x08[1]	0x08[0]	0x0B[6]	0x0B[5]	0x0B[4]
Default Value	0x07		0	0	0	0	0	1	1	1
Description			Reserved	Reserved	Reserved	Reserved	CHA_Idle_Auto	CHA_Idle_Sel	Reserved	Reserved
SMBus Reg	jister	0x07	0x0B[3]	0x0B[2]	0x0B[1]	0x0B[0]	0x0E[5]	0x0E[4]	0x0E[3]	0x0E[2]
Default Value	0x00		0	0	0	0	0	0	0	0

EEPROM /	Address	Byte	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Description			CHA_EQ[7]	CHA_EQ[6]	CHA_EQ[5]	CHA_EQ[4]	CHA_EQ[3]	CHA_EQ[2]	CH0_EQ[1]	CH0_EQ[0]
SMBus Reg	jister	0x08	0x0F[7]	0x0F[6]	0x0F[5]	0x0F[4]	0x0F[3]	0x0F[2]	0x0F[1]	0x0F[0]
Default Value	0x2F		0	0	1	0	1	1	1	1
Description			CHA_Sel SCP	Reserved						
SMBus Reg	jister	0x09	0x10[7]	0x10[6]	0x10[5]	0x10[4]	0x10[3]	0x10[2]	0x10[1]	0x10[0]
Default Value	0xED	0.000	1	1	1	0	1	1	0	1
Description			CHA_DEM[2]	CHA_DEM[1]	CHA_DEM[0]	Reserved	CHA_ldle_ThA[1]	CHA_ldle_ThA[0]	CHA_ldle_ThD[1]	CHA_ldle_ThD[0]
SMBus Reg	jister	0x0A	0x11[2]	0x11[1]	0x11[0]	0x12[7]	0x12[3]	0x12[2]	0x12[1]	0x12[0]
Default Value	0x40	onor (0	1	0	0	0	0	0	0
Description			CHB_Idle_Auto	CHB_Idle_Sel	Reserved	Reserved	CHB_EQ[7]	CHB_EQ[6]	CHB_EQ[5]	CHB_EQ[4]
SMBus Reg	jister	0x0B	0x15[5]	0x15[4]	0x15[3]	0x15[2]	0x16[7]	0x16[6]	0x16[5]	0x16[4]
Default Value	0x02		0	0	0	0	0	0	1	0
Description			CHB_EQ[3]	CHB_EQ[2]	CHB_EQ[1]	CHB_EQ[0]	CHB_Sel SCP	Reserved	Reserved	Reserved
SMBus Reg	jister	0x0C	0x16[3]	0x16[2]	0x16[1]	0x16[0]	0x17[7]	0x17[6]	0x17[5]	0x17[4]
Default Value	0xFE	ond C	1	1	1	1	1	1	1	0
Description			Reserved	Reserved	Reserved	Reserved	CHB_DEM[2]	CHB_DEM[1]	CHB_DEM[0]	Reserved
SMBus Reg	jister	0x0D	0x17[3]	0x17[2]	0x17[1]	0x17[0]	0x18[2]	0x18[1]	0x18[0]	0x19[7]
Default Value	0xD4	0.102	1	1	0	1	0	1	0	0
Description			CHB_ldle_ThA[1]	CHB_Idle_ThA[0]	CHB_Idle_ThD[1]	CHB_Idle_ThD[0]	Reserved	Reserved	Reserved	Reserved
SMBus Reg	jister		0x19[3]	0x19[2]	0x19[1]	0x19[0]	0x1C[5]	0x1C[4]	0x1C[3]	0x1C[2]
Default Value	0x00	OXOL	0	0	0	0	0	0	0	0
Description			Reserved							
SMBus Reg	jister	0×0F	0x1D[7]	0x1D[6]	0x1D[5]	0x1D[4]	0x1D[3]	0x1D[2]	0x1D[1]	0x1D[0]
Default Value	0x2F	UNUF	0	0	1	0	1	1	1	1

DS100BR111A

ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015



www.ti.com.cn

EEPROM /	Address	Byte	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0x10	0x1E[7]	0x1E[6]	0x1E[5]	0x1E[4]	0x1E[3]	0x1E[2]	0x1E[1]	0x1E[0]
Default Value	0xAD		1	0	1	0	1	1	0	1
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0x11	0x1F[2]	0x1F[1]	0x1F[0]	0x20[7]	0x20[3]	0x20[2]	0x20[1]	0x20[0]
Default Value	0x40	0,111	0	1	0	0	0	0	0	0
Description			Reserved	CHA_VOD[2]	CHA_VOD[1]	CHA_VOD[0]	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0x12	0x23[5]	0x23[4]	0x23[3]	0x23[2]	0x24[7]	0x24[6]	0x24[5]	0x24[4]
Default Value	0x02	0712	0	0	0	0	0	0	1	0
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0x13	0x24[3]	0x24[2]	0x24[1]	0x24[0]	0x25[7]	0x25[6]	0x25[5]	0x25[4]
Default Value	0xFA	UX TO	1	1	1	1	1	0	1	0
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0x14	0x25[3]	0x25[2]	0x25[1]	0x25[0]	0x26[2]	0x26[1]	0x26[0]	0x27[7]
Default Value	0xD4	UX11	1	1	0	1	0	1	0	0
Description			Reserved	Reserved	Reserved	Reserved	Ovrd_Fast IDLE	hi_idle_th_CHA	hi_idle_th_CHB	fast_idle_CHA
SMBus Reg	gister	0x15	0x27[3]	0x27[2]	0x27[1]	0x27[0]	0x28[6]	0x28[5]	0x28[4]	0x28[3]
Default Value	0x00	UN TO	0	0	0	0	0	0	0	0
Description			fast_idle_CHB	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0v16	0x28[2]	0x28[1]	0x28[0]	0x2B[5]	0x2B[4]	0x2B[3]	0x2B[2]	0x2C[7]
Default Value	0x00	0,10	0	0	0	0	0	0	0	0
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0v17	0x2C[6]	0x2C[5]	0x2C[4]	0x2C[3]	0x2C[2]	0x2C[1]	0x2C[0]	0x2D[7]
Default Value	0x5F		0	1	0	1	1	1	1	1
L			1							1

EEPROM Address Byte		s Byte	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Description			Reserved	Reserved	CHB_VOD[2]	CHB_VOD[1]	CHB_VOD[0]	Reserved	Reserved	Reserved
SMBus Reg	gister	0x18	0x2D[6]	0x2D[5]	0x2D[4]	0x2D[3]	0x2D[2]	0x2D[1]	0x2D[0]	0x2E[2]
Default Value	0x5A	0.110	0	1	0	1	1	0	1	0
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	r 0x19	0x2E[1]	0x2E[0]	0x2F[7]	0x2F[3]	0x2F[2]	0x2F[1]	0x2F[0]	0x32[5]
Default Value	0x80	- OKTO	1	0	0	0	0	0	0	0
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0x1A	0x32[4]	0x32[3]	0x32[2]	0x33[7]	0x33[6]	0x33[5]	0x33[4]	0x33[3]
Default Value	0x05		0	0	0	0	0	1	0	1
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0v1B	0x33[2]	0x33[1]	0x33[0]	0x34[7]	0x34[6]	0x34[5]	0x34[4]	0x34[3]
Default Value	0xF5	UNID	1	1	1	1	0	1	0	1
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0v1C	0x34[2]	0x34[1]	0x34[0]	0x35[2]	0x35[1]	0x35[0]	0x36[7]	0x36[3]
Default Value	0xA8	UX TO	1	0	1	0	1	0	0	0
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0x1D	0x36[2]	0x36[1]	0x36[0]	0x39[5]	0x39[4]	0x39[3]	0x39[2]	0x3A[7]
Default Value	0x00	UN TE	0	0	0	0	0	0	0	0
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Reg	gister	0v1E	0x3A[6]	0x3A[5]	0x3A[4]	0x3A[3]	0x3A[2]	0x3A[1]	0x3A[0]	0x3B[7]
Default Value	0x5F	UXIE	0	1	0	1	1	1	1	1
Description			Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
SMBus Rec	gister	0.4 5	0x3B[6]	0x3B[5]	0x3B[4]	0x3B[3]	0x3B[2]	0x3B[1]	0x3B[0]	0x3C[2]
Default Value	0x5A	UXTE	0	1	0	1	1	0	1	0
1		1	1	1	1	1	1	1	1	1

DS100BR111A

ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015



www.ti.com.cn

EEPROM Address Byte		BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Description		Reserved							
SMBus Register	0x20	0x3C[1]	0x3C[0]	0x3D[7]	0x3D[3]	0x3D[2]	0x3D[1]	0x3D[0]	0x40[5]
Default Value 0x80		1	0	0	0	0	0	0	0
Description		Reserved							
SMBus Register	0x21	0x40[4]	0x40[3]	0x40[2]	0x41[7]	0x41[6]	0x41[5]	0x41[4]	0x41[3]
Default Value 0x05		0	0	0	0	0	1	0	1
Description		Reserved							
SMBus Register	0x22	0x41[2]	0x41[1]	0x41[0]	0x42[7]	0x42[6]	0x42[5]	0x42[4]	0x42[3]
Default Value 0xF5	UNEE	1	1	1	1	0	1	0	1
Description		Reserved							
SMBus Register	0v23	0x42[2]	0x42[1]	0x42[0]	0x43[2]	0x43[1]	0x43[0]	0x44[7]	0x44[3]
Default Value 0xA8	0,20	1	0	1	0	1	0	0	0
Description		Reserved							
SMBus Register	0x24	0x44[2]	0x44[1]	0x44[0]	0x47[3]	0x47[2]	0x47[1]	0x47[0]	0x48[7]
Default Value 0x00	UNE I	0	0	0	0	0	0	0	0
Description		Reserved							
SMBus Register	0x25	0x48[6]	0x4C[7]	0x4C[6]	0x4C[5]	0x4C[4]	0x4C[3]	0x4C[0]	0x59[0]
Default Value 0x00	UX20	0	0	0	0	0	0	0	0
Description		Reserved							
SMBus Register	0x26	0x5A[7]	0x5A[6]	0x5A[5]	0x5A[4]	0x5A[3]	0x5A[2]	0x5A[1]	0x5A[0]
Default Value 0x54	0/120	0	1	0	1	0	1	0	0
Description		Reserved							
SMBus Register	0x27	0x5B[7]	0x5B[6]	0x5B[5]	0x5B[4]	0x5B[3]	0x5B[2]	0x5B[1]	0x5B[0]
Default Value 0x54		0	1	0	1	0	1	0	0

Table 7. Multi-Device EEPROM A	Address Map Overview ⁽¹⁾
--------------------------------	-------------------------------------

	ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
	0	CRC EN	Address Map	EEPROM > 256 Bytes	Reserved	COUNT[3]	COUNT[2]	COUNT[1]	COUNT[0]
Header	1	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
	2	EE Burst[7]	EE Burst[6]	EE Burst[5]	EE Burst[4]	EE Burst[3]	EE Burst[2]	EE Burst[1]	EE Burst[0]
Device 0	3	CRC[7]	CRC[6]	CRC[5]	CRC[4]	CRC[3]	CRC[2]	CRC[1]	CRC[0]
Info 4	4	EE AD0 [7]	EE AD0 [6]	EE AD0 [5]	EE AD0 [4]	EE AD0 [3]	EE AD0 [2]	EE AD0 [1]	EE AD0 [0]
Device 1	5	CRC[7]	CRC[6]	CRC[5]	CRC[4]	CRC[3]	CRC[2]	CRC[1]	CRC[0]
Info	6	EE AD1 [7]	EE AD1 [6]	EE AD1 [5]	EE AD1 [4]	EE AD1 [3]	EE AD1 [2]	EE AD1 [1]	EE AD1 [0]
Device 2	7	CRC[7]	CRC[6]	CRC[5]	CRC[4]	CRC[3]	CRC[2]	CRC[1]	CRC[0]
Info	8	EE AD2 [7]	EE AD2 [6]	EE AD2 [5]	EE AD2 [4]	EE AD2 [3]	EE AD2 [2]	EE AD2 [1]	EE AD2 [0]
Device 3	9	CRC[7]	CRC[6]	CRC[5]	CRC[4]	CRC[3]	CRC[2]	CRC[1]	CRC[0]
Info	10	EE AD3 [7]	EE AD3 [6]	EE AD3 [5]	EE AD3 [4]	EE AD3 [3]	EE AD3 [2]	EE AD3 [1]	EE AD3 [0]
Device 0 Addr 3	11	RES	RES	RES	RES	RES	Sel_LOS	RES	RES
Device 0 Addr 4	12	Ovrd_LOS	LOS_Value	PWDN Inp	PWDN OSC	RES	eSATA CHA	eSATA CHB	Ovrd TX_DIS
Device 0 Addr 38	46	RES	RES	RES	RES	RES	RES	RES	RES
Device 0 Addr 39	47	RES	RES	RES	RES	RES	RES	RES	RES
Device 1 Addr 3	48	RES	RES	RES	RES	RES	RES	RES	RES
Device 1 Addr 4	49	RES	RES	PWDN Inp	PWDN OSC	RES	eSATA CHA	eSATA CHB	Ovrd TX_DIS
Device 1 Addr 38	83	RES	RES	RES	RES	RES	RES	RES	RES
Device 1 Addr 39	84	RES	RES	RES	RES	RES	RES	RES	RES
Device 2 Addr 3	85	RES	RES	RES	RES	RES	RES	RES	RES
Device 2 Addr 4	86	RES	RES	PWDN Inp	PWDN OSC	RES	eSATA CHA	eSATA CHB	Ovrd TX_DIS

(1) (a) CRC EN = 1; Address Map = 1
 (b) EEPROM > 256 Bytes = 0
 (c) COUNT[3:0] = 0011'b

(d) Note: Multiple DS100BR111A devices may point at the same address space if they have identical programming values.

Copyright © 2012–2015, Texas Instruments Incorporated

Table 7.	Multi-Device	EEPROM	Address	Мар	Overview ⁽¹⁾	(continued)
----------	---------------------	--------	---------	-----	-------------------------	-------------

	ADDR	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
Device 2 Addr 38	120	RES	RES	RES	RES	RES	RES	RES	RES
Device 2 Addr 39	121	RES	RES	RES	RES	RES	RES	RES	RES
Device 3 Addr 3	122	RES	RES	RES	RES	RES	RES	RES	RES
Device 3 Addr 4	123	RES	RES	PWDN Inp	PWDN OSC	RES	eSATA CHA	eSATA CHB	Ovrd TX_DIS
Device 3 Addr 38	157	RES	RES	RES	RES	RES	RES	RES	RES
Device 3 Addr 39	158	RES	RES	RES	RES	RES	RES	RES	RES



DS100BR111A ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015

www.ti.com.cn

Table 8. Multi DS100BR111A EEPROM Data

0 00 0x43 CRC_EN = 0, Address Map = 1, Device Count = 3 (Devices 0, 1, 2, and 3) 1 01 0x00	EEPROM ADDRESS	ADDRESS EEPROM (HEX) DATA	COMMENTS
1 01 0x00 2 02 0x08 EEPROM Burst Size 3 03 0x00 CRC not used 4 04 0x0B Device 0 Address Location 5 05 0x00 CRC not used 6 06 0x30 Device 1 Address Location 7 07 0x00 CRC not used 8 08 0x30 Device 2 Address Location 9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 9 09 0x00 CRC not used 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 1 13 0D 0x04 1 14 0E 0x07 1 15 0F 0x00 1 16 10 0x2F Default EQ CHA 17 11 0xED 1 19 13	0	0 0x43	CRC_EN = 0, Address Map = 1, Device Count = 3 (Devices 0, 1, 2, and 3)
2 02 0x08 EEPROM Burst Size 3 03 0x00 CRC not used 4 04 0x08 Device 0 Address Location 5 05 0x00 CRC not used 6 06 0x30 Device 1 Address Location 7 07 0x00 CRC not used 8 08 0x30 Device 2 Address Location 9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 Image: Device 0 and Device 3 - Address Offset 3 13 0D 0x04 Image: Device 0 and Device 3 - Address Offset 3 14 0E 0x07 Image: Device 0 and Device 3 - Address Offset 3 15 0F 0x00 Image: Device 0 and Device 3 - Address Offset 3 14 0E 0x07 Image: Device 0 and Device 3 - Address Offset 3 15 0F 0x00 Image: Device 0 and Device 3 - Address	1	1 0x00	
3 03 0x00 CRC not used 4 04 0x0B Device 0 Address Location 5 05 0x00 CRC not used 6 06 0x30 Device 1 Address Location 7 07 0x00 CRC not used 8 08 0x30 Device 2 Address Location 9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 Envice 1 Address Offset 3 14 0E 0x07 Interview 1 Address Offset 3 15 0F 0x00 Interview 1 Address Offset 3 16 10 0x2F Default EQ CHA 17 11 0xED Interview 1 Address 18 12 0x40 Interview 1 Address 20 14 0xFE Default EQ CHB 21 15 0xD4 Interview 1 Address	2	2 0x08	EEPROM Burst Size
4 04 0x0B Device 0 Address Location 5 05 0x00 CRC not used 6 06 0x30 Device 1 Address Location 7 07 0x00 CRC not used 8 08 0x30 Device 2 Address Location 9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 Image: Device 0 and Device 3 - Address Offset 3 13 0D 0x04 Image: Device 0 and Device 3 - Address Offset 3 14 0E 0x07 Image: Device 0 and Device 3 - Address Offset 3 15 0F 0x00 Image: Device 0 and Device 3 - Address Offset 3 14 0E 0x07 Image: Device 0 and Device 3 - Address Offset 3 15 0F 0x00 Image: Device 0 and Device 3 - Address Offset 3 16 10 0x2F Default EQ CHA 17 11 0xED Imag	3	3 0x00	CRC not used
5 05 0x00 CRC not used 6 06 0x30 Device 1 Address Location 7 07 0x00 CRC not used 8 08 0x30 Device 2 Address Location 9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 Image: Second Sec	4	4 0x0B	Device 0 Address Location
6 06 0x30 Device 1 Address Location 7 07 0x00 CRC not used 8 08 0x30 Device 2 Address Location 9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 14 0E 0x07 15 15 0F 0x00 16 10 0x2F 18 12 0x40 19 13 0x02 14 0xFE Default EQ CHB 20 14 0xFE 21 15 0xA0 19 13 0x02 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40 26 19 0x40	5	5 0x00	CRC not used
7 07 0x00 CRC not used 8 08 0x30 Device 2 Address Location 9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 13 13 0D 0x04 14 0E 0x07 15 16 10 0x2F Default EQ CHA 17 11 0xED 18 12 0x40 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 14 19 13 0x02 Default EQ CHB 21 15 0xD4 14 22 16 0x00 14 23 17 0x2F 14 24 18 0xAD 14 25 19 0x40 14	6	6 0x30	Device 1 Address Location
8 08 0x30 Device 2 Address Location 9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 13 13 0D 0x04 14 14 0E 0x07 15 16 10 0x2F Default EQ CHA 17 11 0xED 18 12 0x40 12 13 16 10 0x2F Default EQ CHA 17 11 0xED 13 18 12 0x40 14 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 15 22 16 0x00 16 23 17 0x2F 17 24 18 0xAD <	7	7 0x00	CRC not used
9 09 0x00 CRC not used 10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 Item of the second se	8	8 0x30	Device 2 Address Location
10 0A 0x0B Device 3 Address Location 11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 Item 1 13 0D 0x04 Item 1 14 0E 0x07 Item 1 15 0F 0x00 Item 1 16 10 0x2F Default EQ CHA 17 11 0xED Item 1 18 12 0x40 Item 1 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 Item 1 22 16 0x00 Item 1 23 17 0x2F Item 1 24 18 0xAD Item 1 25 19 0x40 Item 1	9	9 0x00	CRC not used
11 0B 0x00 Begin Device 0 and Device 3 - Address Offset 3 12 0C 0x00 13 0D 0x04 14 0E 0x07 15 0F 0x00 16 10 0x2F Default EQ CHA 17 11 0xED 18 12 0x40 19 13 0x02 20 14 0xFE Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	10	A 0x0B	Device 3 Address Location
12 0C 0x00 13 0D 0x04 14 0E 0x07 15 0F 0x00 16 10 0x2F Default EQ CHA 17 11 0xED 18 12 0x40 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	11	B 0x00	Begin Device 0 and Device 3 - Address Offset 3
13 0D 0x04 14 0E 0x07 15 0F 0x00 16 10 0x2F Default EQ CHA 17 11 0xED 18 12 0x40 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	12	C 0x00	
14 0E 0x07 15 0F 0x00 16 10 0x2F Default EQ CHA 17 11 0xED 18 12 0x40 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	13	D 0x04	
15 0F 0x00 16 10 0x2F Default EQ CHA 17 11 0xED 18 12 0x40 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	14	E 0x07	
16 10 0x2F Default EQ CHA 17 11 0xED 18 12 0x40 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 23 17 0x2F 24 18 0xAD 25 19 0x40	15	F 0x00	
17 11 0xED 18 12 0x40 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	16	0 0x2F	Default EQ CHA
18 12 0x40 19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	17	1 0xED	
19 13 0x02 Default EQ CHB 20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	18	2 0x40	
20 14 0xFE Default EQ CHB 21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	19	3 0x02	Default EQ CHB
21 15 0xD4 22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40	20	4 0xFE	Default EQ CHB
22 16 0x00 23 17 0x2F 24 18 0xAD 25 19 0x40 20 14 0x02	21	5 0xD4	
23 17 0x2F 24 18 0xAD 25 19 0x40	22	6 0x00	
24 18 0xAD 25 19 0x40	23	7 0x2F	
25 19 0x40	24	8 0xAD	
	25	9 0x40	
26 1A UXU2 BR111A CHA VOD = 575 mVpp	26	A 0x02	BR111A CHA VOD = 575 mVpp
27 1B 0xFA	27	B 0xFA	
28 1C 0xD4	28	C 0xD4	
29 1D 0x00	29	D 0x00	
30 1E 0x00	30	E 0x00	
31 1F 0x5F	31	F 0x5F	
32 20 0x5A BR111A CHB VOD = 850 mVpp	32	0 0x5A	BR111A CHB VOD = 850 mVpp
33 21 0x80	33	1 0x80	
34 22 0x05	34	2 0x05	
35 23 0xF5	35	3 0xF5	
36 24 0xA8	36	4 0xA8	
37 25 0x00	37	5 0x00	
38 26 0x5F	38	6 0x5F	
39 27 0x5A	39	7 0x5A	
40 28 0x80	40	8 0x80	
41 29 0x05	41	9 0x05	
42 2A 0xF5	42	A 0xF5	
43 2B 0xA8	43	B 0xA8	
44 2C 0x00	44	C 0x00	
45 2D 0x00	45	D 0x00	
46 2E 0x54	46	E 0x54	

DS100BR111A ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015

TEXAS INSTRUMENTS

www.ti.com.cn

Table 8. Multi DS100BR111A EEPROM Data (continued)

EEPROM ADDRESS	ADDRESS (HEX)	EEPROM DATA	COMMENTS
47	2F	0x54	End Device 0 and Device 3 - Address Offset 39
48	30	0x00	Begin Device 1 and Device 2 - Address Offset 3
49	31	0x00	
50	32	0x04	
51	33	0x07	
52	34	0x00	
53	35	0x2F	Default EQ CHA
54	36	0xED	
55	37	0x40	
56	38	0x02	Default EQ CHB
57	39	0xFE	Default EQ CHB
58	3A	0xD4	
59	3B	0x00	
60	3C	0x2F	
61	3D	0xAD	
62	3E	0x40	
63	3F	0x02	BR111A CHA VOD = 575 mVpp
64	40	0xFA	
65	41	0xD4	
66	42	0x00	
67	43	0x00	
68	44	0x5F	
69	45	0x5A	BR111A CHB VOD = 850 mVpp
70	46	0x80	
71	47	0x05	
72	48	0xF5	
73	49	0xA8	
74	4A	0x00	
75	4B	0x5F	
76	4C	0x5A	
77	4D	0x80	
78	4E	0x05	
79	4F	0xF5	
80	50	0xA8	
81	51	0x00	
82	52	0x00	
83	53	0x54	
84	54	0x54	End Device 1 and Device 2 - Address Offset 39



8.6 Register Maps

ADDRESS	REGISTER NAME	BIT	FIELD	TYPE	DEFAULT	EEPROM REG BIT	DESCRIPTION
		7	Reserved	R/W			Set bit to 0
0x00		6:3	SMBus Address [3:0]	R	0.00		SMBus strap observation
	Device ID	2	EEPROM Reading Done	R	0x00		1 = EEPROM Done Loading 0 = EEPROM Loading
		1:0	Reserved	RWSC			Set bits to 0
		7:6	Idle Control		0x00		Continuous Talk Control (Output Always On) [7]: Continuous talk ENABLE (Channel A) [6]: Continuous talk ENABLE (Channel B)
0x01	Control 1	5:3	Reserved	R/W		Yes	Set bits to 0
0.01	Control 1	2	LOS Select				LOS Monitor Selection 1 = Use LOS from CH B 0 = Use LOS from CH A
		1:0	Reserved				Set bits to 0
		7:6	Reserved		-		Set bits to 0
	Control 2	5	LOS override	R/W		Yes	1 = LOS pin override enable0 = Use Normal Signal Detection
0x02		4	LOS override value		0x00	Yes	1 = Normal Operation 0 = Output LOS
		3	PWDN Inputs			Yes	1 = PWDN
		2	PWDN Oscillator			Yes	0 = Normal Operation
		1	Reserved				Set bit to 0
		0	Reserved			Yes	Set bit to 0
0x03	Reserved	7:0	Reserved	R/W	0x00		Reserved
		7:6	eSATA Mode Enable				[7] Channel A (1) [6] Channel B (1)
		5	TX_DIS Override Enable				1 = Override Use Reg 0x04[4:3] 0 = Normal Operation - uses pin
		4	TX_DIS Value Channel A				1 = Channel A TX Disabled 0 = Channel A TX Enabled
0x04	Control 3	3	TX_DIS Value Channel B	R/W	0x00	Yes	1 = Channel B TX Disabled 0 = Channel B TX Enabled
		2	Reserved				Set bit to 0
		1:0	EQ Stage 4 Limiting Control				[1]: Channel B - EQ Stage 4 Limiting On/Off [0]: Channel A - EQ Stage 4 Limiting On/Off Setting this control bit turns on added voltage gain compared to normal operating range. If the bits are set to 1 (On), the EQ will act as a limiting amplifier, resulting in reduction of overall linear gain characteristics.
0x05	Reserved	7:0	Reserved	R/W	0x00		Reserved

Table 9. SMBus Slave Mode Register Map

DS100BR111A ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015 TEXAS INSTRUMENTS

www.ti.com.cn

Register Maps (continued)

ADDRESS	REGISTER NAME	BIT	FIELD	TYPE	DEFAULT	EEPROM REG BIT	DESCRIPTION
		7	Disable EEPROM CFG				Disable Master Mode EEPROM Configuration
		6:5	Reserved				Set bits to 0
0x06		4	Reserved			Yes	Set bit to 1
	Slave Register Control	3	Register Enable	R/W	0x10		1 = Enable SMBus Slave Mode Register Control 0 = Disable SMBus Slave Mode Register Control Note: In order to change VOD, DEM, and EQ of the channels in slave mode, this bit must be set to 1.
		2:1	Reserved				Set bits to 0
		0	Reserved				Set bit to 0
		7	Reserved	R/W	0x01		Set bit to 0
0.07	Digital Reset	6	Reset Registers				1 = Self clearing reset for SMBus registers (register settings return to default values)
0x07	and Control	5	Reset SMBus Master				1 = Self clearing reset to SMBus master state machine
		4:0	Reserved				Set bits to 0 0001'b
		7	Reserved				Set bit to 0
		6	Override Idle Threshold			Yes	1 = Override by Channel - see Reg 0x13 and 0x19 0 = SD_TH pin control
		5	Reserved			Yes	Set bit to 0
0x08	Pin Override	4	Override IDLE	R/W	0x00	Yes	1 = Force IDLE by Channel - see Reg 0x0E and 0x15 0 = Normal Operation
		3	Reserved			Yes	Set bit to 0 Note: For all applications operating > 8Gbps, users must set this bit to 1 and enable all channels manually.
		2	Reserved				Set bit to 0
		1	Override DEM			Yes	Override De-emphasis (ignore rate)
		0	Reserved			Yes	Set bit to 0
0x09-0x0A	Reserved	7:0	Reserved	R/W	0x00		Reserved
0v0B	Reserved	7	Reserved	P/M	0v70		Reserved
UNUD	Reserved	6:0	Reserved		0.70	Yes	Reserved
0x0C	CH A Analog Override 1	7:0	Reserved	R/W	0x00		Set bits to 0x00
0x0D	CH A Reserved	7:0	Reserved	R/W	0x00		Set bits to 0x00.
		7:6	Reserved				Set bits to 0
		5	Idle Auto			Yes	1 = Allow IDLE Select control in bit 4 0 = Automatic IDLE detect (Must set 0x08[4] = 1 to override pin-select control)
0x0E	CH A Idle Control	4	Idle Select	R/W	0x00	Yes	1 = Output is muted (electrical IDLE) 0 = Output is on (Must set 0x08[4] = 1 to override pin-select control)
		3:2	Reserved			Yes	Set bits to 0
		1:0	Reserved				Set bits to 0

Table 9. SMBus Slave Mode Register Map (continued)



Register Maps (continued)

ADDRESS	REGISTER NAME	BIT	FIELD	TYPE	DEFAULT	EEPROM REG BIT	DESCRIPTION
0x0F	CH A EQ Setting	7:0	BOOST [7:0]	R/W	0x2F	Yes	EQ Boost Default to 24 dB See Table 3 for Information
		7	Sel_scp			Yes	1 = Short Circuit Protection ON 0 = Short Circuit Protection OFF
0x10	CH A	6	Reserved	R/W	0xED	Yes	Set bit to 1
	Control	5:3	Reserved			Yes	Set bits to 101'b
		2:0	Reserved			Yes	Set bits to 101'b
		7:5	Reserved	R			Set bits to 100'b
		4:3	Reserved		0x82		Set bits to 0
0x11	CH A Control 2	2:0	DEM [2:0]	R/W		Yes	De-Emphasis 000'b = -0.0 dB 001'b = -1.5 dB 010'b = -3.5 dB (Default) 011'b = -6.0 dB 100'b = -8.0 dB 101'b = -9.0 dB 110'b = -10.5 dB 111'b = -12.0 dB
		7	Reserved			Yes	Set bit to 0
		6:4	Reserved				Set bits to 0
0x12	CH A Idle Threshold	3:2	IDLE Assert Threshold[1:0]	R/W	0x00	Yes	Assert Thresholds Use only if register 0x08 [6] = 1 00'b = 180 mVpp (Default) 01'b = 160 mVpp 10'b = 210 mVpp 11'b = 190 mVpp
		1:0	IDLE De-assert Threshold[1:0]			Yes	De-assert Thresholds Use only if register 0x08 [6] = 1 00'b = 110 mVpp (Default) 01'b = 100 mVpp 10'b = 150 mVpp 11'b = 130 mVpp
0x13	CH B Analog Override 1	7:0	Reserved	R/W	0x00		Set bits to 0x00
0x14	CH B Reserved	7:0	Reserved	R/W	0x00		Set bits to 0x00
		7:6	Reserved				Set bits to 0
		5	Idle Auto			Yes	1 = Allow IDLE Select control in bit 4 0 = Automatic IDLE detect (Must set 0x08[4] = 1 to override pin-select control)
0x15	CH B Idle Control	4	Idle Select	R/W	0x00	Yes	1 = Output is muted (electrical IDLE) 0 = Output is on (Must set 0x08[4] = 1 to override pin-select control)
		3:2	Reserved			Yes	Set bits to 0
		1:0	Reserved				Set bits to 0
0x16	CH B EQ Setting	7:0	BOOST [7:0]	R/W	0x2F	Yes	EQ Boost Default to 24 dB See Table 3 for Information
		7	Sel_scp			Yes	1 = Short Circuit Protection ON 0 = Short Circuit Protection OFF
0x17	CH B	6	Reserved	R/W	0xED	Yes	Set bit to 1
	Control 1	5:3	Reserved			Yes	Set bits to 101'b
		2:0	Reserved			Yes	Set bits to 101'b

Table 9. SMBus Slave Mode Register Map (continued)

Copyright © 2012–2015, Texas Instruments Incorporated

DS100BR111A ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015 TEXAS INSTRUMENTS

www.ti.com.cn

Register Maps (continued)

ADDRESS	REGISTER NAME	BIT	FIELD	TYPE	DEFAULT	EEPROM REG BIT	DESCRIPTION
		7:5	Reserved	R			Set bits to 100'b
		4:3	Reserved				Set bits to 0
0x18	CH B Control 2	2:0	DEM [2:0]	R/W	0x82	Yes	De-Emphasis (Default = -3.5 dB) 000'b = -0.0 dB 001'b = -1.5 dB 010'b = -3.5 dB 011'b = -6.0 dB 100'b = -8.0 dB 101'b = -9.0 dB 110'b = -10.5 dB 111'b = -12.0 dB
		7	Reserved	R/W	0x00	Yes	Set bit to 0
		6:4	Reserved				Set bits to 0
0x19	CH B Idle Threshold	3:2	IDLE Assert Threshold[1:0]			Yes	Assert Thresholds Use only if register 0x08 [6] = 1 00'b = 180 mVpp (Default) 01'b = 160 mVpp 10'b = 210 mVpp 11'b = 190 mVpp
		1:0	IDLE De-assert Threshold[1:0]			Yes	De-assert Thresholds Use only if register 0x08 [6] = 1 00'b = 110 mVpp (Default) 01'b = 100 mVpp 10'b = 150 mVpp 11'b = 130 mVpp
0x1A-0x1B	Reserved	7:0	Reserved	R/W	0x00		Reserved
		7:6	Reserved				Reserved
0x1C	Reserved	5:2	Reserved	R/W	0x00	Yes	Reserved
		1:0	Reserved				Reserved
0x1D	Reserved	7:0	Reserved	R/W	0x2F	Yes	Reserved
0x1E	Reserved	7:0	Reserved	R/W	0xAD	Yes	Reserved
0v1F	Reserved	7:3	Reserved	D/M	0x02		Reserved
0.11	Reserved	2:0	Reserved	10/00		Yes	Reserved
		7	Reserved			Yes	Reserved
0x20	Reserved	6:4	Reserved	R/W	0x00		Reserved
		3:0	Reserved			Yes	Reserved
0x21-0x22	Reserved	7:0	Reserved	R/W	0x00		Reserved
		7:6	Reserved				Set bits to 0
		5	Reserved			Yes	Set bit to 0
0x23	CH A VOD Control	4:2	VOD_CHA[2:0]	R/W	0x00	Yes	VOD Controls for CH A 000'b = 575 mVpp (Default) 001'b = 650 mVpp 010'b = 750 mVpp 011'b = 850 mVpp 100'b = 950 mVpp 101'b = 1050 mVpp 110'b = 1150 mVpp
		1:0	Reserved				Set bits to 0
0x24	Reserved	7:0	Reserved	R/W	0x2F	Yes	Reserved
0x25	Reserved	7:0	Reserved	R/W	0xAD	Yes	Reserved
0x26	Reserved	7:3	Reserved	R/\/	0x02		Reserved
0120	NC3GI VEU	2:0	Reserved	1.7.4.4	0.02	Yes	Reserved

Table 9. SMBus Slave Mode Register Map (continued)



Register Maps (continued)

ADDRESS	REGISTER NAME	BIT	FIELD	TYPE	DEFAULT	EEPROM REG BIT	DESCRIPTION				
		7	Reserved			Yes	Reserved				
0x27	Reserved	6:4	Reserved	R/W	0x00	AULTEEPROM REG BITDESCRIPTION10YesReserved200YesReserved201YesReserved202YesSet bit to 0203YesSet bit to 0204YesSet bit to 0205Yes1 = Enable Fast IDLE control in Reg 0x28[3:2] 0 = Disable Fast IDLE control in Reg 0x28[3:2] 0 = Disable Fast IDLE control in Reg 0x28[3:2] 1 = Enable Fast IDLE [5]: CH A [2]: CH B205YesEnable Fast IDLE 					
		3:0	Reserved			Yes	Reserved				
		7	Reserved				Set bit to 0				
0x28 Idle Control	6	Override Fast Idle			Yes	1 = Enable Fast IDLE control in Reg 0x28[3:2] 0 = Disable Fast IDLE control in Reg 0x28[3:2].					
	Idle Control	5:4	en_hi_idle_th[1:0]	R/W	0x00	Yes	Enable high SD thresholds (Slow IDLE) [5]: CH A [4]: CH B				
		3:2	en_fast_idle[1:0]			Yes	Enable Fast IDLE [3]: CH A [2]: CH B				
		1:0	Reserved			Yes	Set bits to 0				
0x29-0x2A	Reserved	7:0	Reserved	R/W	0x00		Reserved				
		7:6	Reserved	-			Reserved				
0x2B Reserved	5:2	Reserved	R/W	0x00	Yes	Reserved					
		1:0	Reserved				Reserved				
0x2C	Reserved	7:0	Reserved	R/W	0x2F	Yes	Reserved				
		7:5	Reserved	-		Yes	Set bits to 101'b				
0x2D CH B VOD Control	4:2	VOD_CHB[2:0]	R/W	0xAD	Yes	VOD Controls for CH B 000'b = 575 mVpp 001'b = 650 mVpp 010'b = 750 mVpp 011'b = 850 mVpp (Default) 100'b = 950 mVpp 101'b = 1050 mVpp 110'b = 1150 mVpp					
		1:0	Reserved			Yes	Set bits to 01'b				
0v2E	Peserved	7:3	Reserved	P/M	0×02		Reserved				
UNZL	Reserved	2:0	Reserved	1.7,4,4	07.02	Yes	Reserved				
		7	Reserved	_		Yes	Reserved				
0x2F	Reserved	6:4	Reserved	R/W	0x00		Reserved				
			Reserved			Yes	Reserved				
0x30-0x31	Reserved	7:0	Reserved	R/W	0x00		Reserved				
		7:6	Reserved				Reserved				
0x32	Reserved	5:2	Reserved	R/W	0x00	Yes	Reserved				
		1:0	Reserved				Reserved				
0x33	Reserved	7:0	Reserved	R/W	0x2F	Yes	Reserved				
0x34	Reserved	7:0	Reserved	R/W	0xAD	Yes	Reserved				
0.05	Deserved	7:3	Reserved	DAA	0.00		Reserved				
0X35	Reserved	2:0	Reserved	R/W	0x02	Yes	Reserved				
		7	Reserved			Yes	Reserved				
0x36	Reserved	6:4	Reserved	R/W	0x00		Reserved				
		3:0	Reserved			Yes	Reserved				
0x37-0x38	Reserved	7:0	Reserved	R/W	0x00		Reserved				
		7:6	Reserved				Reserved				
0x39	Reserved	5:2	Reserved	R/W	0x00	Yes	Reserved				
		1:0	Reserved	1			Reserved				
0x3A	Reserved	7:0	Reserved	R/W	0x2F	Yes	Reserved				

Table 9. SMBus Slave Mode Register Map (continued)

Copyright © 2012–2015, Texas Instruments Incorporated

DS100BR111A ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015 TEXAS INSTRUMENTS

www.ti.com.cn

Register Maps (continued)

ADDRESS	REGISTER NAME	віт	FIELD	TYPE	DEFAULT	EEPROM REG BIT	DESCRIPTION
0x3B	Reserved	7:0	Reserved	R/W	0xAD	Yes	Reserved
0.00	Deserved	7:3	Reserved	DAA	0.00		Reserved
UX3C	Reserved	2:0	Reserved	R/W	0x02	Yes	Reserved
		7	Reserved			Yes	Reserved
0x3D	Reserved	6:4	Reserved	R/W	0x00		Reserved
		3:0	Reserved			Yes	Reserved
0x3E-0x3F	Reserved	7:0	Reserved	R/W	0x00		Reserved
		7:6	Reserved				Reserved
0x40	Reserved	5:2	Reserved	R/W	0x00	Yes	Reserved
		1:0	Reserved				Reserved
0x41	Reserved	7:0	Reserved	R/W	0x2F	Yes	Reserved
0x42	Reserved	7:0	Reserved	R/W	0xAD	Yes	Reserved
010	Decement	7:3	Reserved		000		Reserved
0x43	Reserved	2:0	Reserved	R/W	0x02	Yes	Reserved
		7	Reserved			Yes	Reserved
0x44	Reserved	6:4	Reserved	R/W	0x00		Reserved
		3:0	Reserved			Yes	Reserved
0x45	Reserved	7:0	Reserved	R/W	0x00		Reserved
0x46	Reserved	7:0	Reserved	R/W	0x38		Reserved
0×47	Deserved	7:4	Reserved		0.00		Reserved
0x47	Reserved	3:0	Reserved	R/VV	000	Yes	Reserved
010	Decement	7:6	Reserved		005	Yes	Reserved
0x48	Reserved	5:0	Reserved	R/W	0x05		Reserved
0x49-0x4B	Reserved	7:0	Reserved	R/W	0x00		Reserved
		7:3	Reserved			Yes	Reserved
0x4C	Reserved	2:1	Reserved	R/W	0x00		Reserved
		0	Reserved			Yes	Reserved
0x4D-0x50	Reserved	7:0	Reserved	R/W	0x00		Reserved
0	Device	7:5	Version	D	007		100'b
UX51	Information	4:0	Device ID	ĸ	0x87		0 0111'b
0x52-0x55	Reserved	7:0	Reserved	R/W	0x00		Reserved
0x56	Reserved	7:0	Reserved	R/W	0x02		Reserved
0x57	Reserved	7:0	Reserved	R/W	0x14		Reserved
0x58	Reserved	7:0	Reserved	R/W	0x21		Reserved
0.50	Deserved	7:1	Reserved	DAA	0.00		Reserved
0x59	Reserved	0	Reserved	K/VV	UXUU	Yes	Reserved
0x5A	Reserved	7:0	Reserved	R/W	0x54	Yes	Reserved
0x5B	Reserved	7:0	Reserved	R/W	0x54	Yes	Reserved
0x5C-0x61	Reserved	7:0	Reserved	R/W	0x00		Reserved

Table 9. SMBus Slave Mode Register Map (continued)



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 OOB (Out-of-Band) Functionality in SAS/SATA Applications

For SAS/SATA systems, a low speed OOB (Out-of-Band) communication sequence is used to detect and communicate device capabilities between host ASIC and link partners. These OOB signals, including COMWAKE, COMINIT, COMRESET, and COMSAS, are a series of burst, idle, and negation times transmitted and detected across the SAS/SATA link. These bursts occur at a rapid rate, with the COMWAKE signal having the most stringent requirement of 106.6 ns active followed by 106.6 ns idle. Normally, if the MODE pin is left floating in Slow OOB mode, the device goes idle-to-active in approximately 150 ns. If the device is set to SAS mode (MODE pin tied via 1 k Ω to VDD (2.5 V mode) or VIN (3.3 V mode)), the device goes idle-to-active in approximately 3 to 4 ns. This fast idle-to-active time is critical to pass OOB signaling, and when operating in pin mode, the MODE pin should be tied high. If operating in SMBus slave mode, the user can set Reg 0x28 to 0x4C for this faster idle-to-active response.

9.2 Typical Application

The DS100BR111A works to extend the reach possible by using active equalization on the channel, boosting attenuated signals so that they can be more easily recovered at the Rx endpoint. The capability of the repeater can be explored across a range of data rates and ASIC-to-link-partner signaling, as shown in the following test setup connections. The test setup connections diagrams shown represent typical generic application scenarios for the DS100BR111A.



Typical Application (continued)

9.2.1 Design Requirements

As with any high speed design, there are many factors that influence the overall performance. Below are a list of critical areas for consideration during design.

- Use 100 Ω impedance traces. Length matching on the P and N traces should be done on the single-ended segments of the differential pair.
- Use uniform trace width and trace spacing for differential pairs.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- The maximum body size for AC-coupling capacitors is 0402.
- Back-drill connector vias and signal vias to minimize stub length.
- Use Reference plane vias to ensure a low inductance path for the return current.

9.2.2 Detailed Design Procedure

The DS100BR111A is designed to be placed at an offset location with respect to the overall channel attenuation. In order to optimize performance, the repeater requires optimization to extend the reach of the cable or trace length while also recovering a solid eye opening. For a generic 10GbE application where link training is not required, the following settings in Table 10 and Table 11 may be referenced as an initial starting point:

Table 10. Suggested Generic 10GbE Initial Device Settings in Pin Mode⁽¹⁾

CHANNEL SETTINGS	PIN MODE
EQx[1:0]	0, 0
VOD_SEL	0
DEMx	0

(1) For 10GbE applications, the MODE pin should be tied high.

DEMx

CHANNEL SETTINGS	SMBus MODES						
EQx	0x00						
VODx	000'b						

Table 11. Suggested Generic 10GbE Initial Device Settings in SMBus Modes

The SMBus Slave Mode code example in Table 12 may be used to program the DS100BR111A with the recommended device settings.

000'b

REGISTER	STER WRITE VALUE COMMENTS						
0x06	0x18	Set SMBus Slave Mode Register Enable.					
0x08	0x04	Enable Output Mode Control for individual channel outputs.					
0x0F	0x00	Set CHA EQ to 0x00.					
0x11	0x00	Set CHA DEM to 000'b.					
0x16	0x00	Set CHB EQ to 0x00.					
0x18	0x00	Set CHB DEM to 000'b.					
0x23	0x00	Set CHA VOD to 000'b.					
0x28	0x00	Leave Idle Control at default levels. For SAS/SATA applications, set Reg 0x28 to 0x4C.					
0x2D	0xA1	Set CHB VOD to 000'b.					

Table 12. SMBus 10GbE Example Sequence

Examples of the repeater performance are illustrated in the performance curves in the next section.



9.2.3 Application Performance Plots

The lab setups referenced in Figure 10 to Figure 12 were used to collect typical performance data on FR4 and cable media. For all measurements, Mode Pin = Float.

9.2.3.1 Equalization Results (Pre-Channel Only)



DS100BR111A

ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015



www.ti.com.cn











9.2.3.2 Equalization and De-Emphasis Results (Pre-channel and Post-channel, No Tx Source De-emphasis)





9.2.3.3 Equalization and De-Emphasis Results (Pre-channel and Post-channel, -6 dB Tx Source De-emphasis)





10 Power Supply Recommendations

10.1 3.3-V or 2.5-V Supply Mode Operation

The DS100BR111A has an optional internal voltage regulator to provide the 2.5 V supply to the device. In 3.3 V mode, the VIN pin = 3.3 V is used to supply power to the device and the VDD pins should be left open. The internal regulator will provide the 2.5 V to the VDD pins of the device and a 0.1 μ F cap is needed at each of the two VDD pins for power supply de-coupling (total capacitance should be $\leq 0.2 \mu$ F). The VDD_SEL pin must be tied to GND to enable the internal regulator. In 2.5 V mode, the VIN pin should be left open and 2.5 V supply must be applied to the VDD pins. The VDD_SEL pin must be left open (no connect) to disable the internal regulator.

The DS100BR111A can be configured for 2.5 V operation or 3.3 V operation. The lists below outline required connections for each supply selection.

3.3 V Mode of Operation

- Tie VDD_SEL =GND.
- Feed 3.3 V supply into VIN pin. Local 10 µF and 1 µF decoupling at VIN is recommended.
- See information on VDD bypass in Power Supply Bypass.
- SDA and SCL pins should connect pull-up resistor to VIN.
- Any 4-Level input which requires a connection to "Logic 1" should use a 1 kΩ resistor to VIN.

2.5 V Mode of Operation

- VDD_SEL = Float
- VIN = Float
- Feed 2.5 V supply into VDD pins. Local 10 μF and 1 μF decoupling at VDD is recommended.
- See information on VDD bypass in Power Supply Bypass.
- SDA and SCL pins connect pull-up resistor to VDD for 2.5 V or 3.3 V microcontroller SMBus IO.
- Any 4-Level input which requires a connection to "Logic 1" should use a 1 kΩ resistor to VDD.

NOTE

The DAP (bottom solder pad) is the GND connection.



Total capacitance should be $\leq 0.2 \,\mu\text{F}$





DS100BR111A ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015

10.2 Power Supply Bypass

Two approaches are recommended to ensure that the DS100BR111A is provided with an adequate power supply bypass. First, the supply (VDD) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.1 μ F bypass capacitor should be connected to each VDD pin such that the capacitor is placed as close as possible to the device. Small body size capacitors (such as 0402) reduce the capacitors' parasitic inductance and also help in placement close to the VDD pin. If possible, the layer thickness of the dielectric should be minimized so that the VDD and GND planes create a low inductance supply with distributed capacitance.

11 Layout

11.1 Layout Guidelines

The differential inputs and outputs are designed with 100 Ω differential terminations. Therefore, they should be connected to interconnects with controlled differential impedance of approximately 85-110 Ω . It is preferable to route differential lines primarily on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Whenever differential vias are used, the layout must also provide for a low inductance path for the return currents as well. Route the differential signals away from other signals and noise sources on the printed circuit board. To minimize the effects of crosstalk, a 5:1 ratio or greater should be maintained between inter-pair spacing and trace width. See AN-1187 *"Leadless Leadframe Package (LLP) Application Report"* (literature number SNOA401) for additional information on QFN (WQFN) packages.

The DS100BR111A pinout promotes easy high speed routing and layout. To optimize DS100BR111A performance, refer to the following guidelines:

- 1. Place local VIN and VDD capacitors as close as possible to the device supply pins. Often the best location is directly under the DS100BR111A pins to reduce the inductance path to the capacitor. In addition, bypass capacitors may share a via with the DAP GND to minimize ground loop inductance.
- 2. Differential pairs going into or out of the DS100BR111A should have adequate pair-to-pair spacing to minimize crosstalk.
- 3. Use return current via connections to link reference planes locally. This ensures a low inductance return current path when the differential signal changes layers.
- 4. Optimize the via structure to minimize trace impedance mismatch.
- 5. Place GND vias around the DAP perimeter to ensure optimal electrical and thermal performance. A 2x2 or 3x3 array of GND vias for the DAP is recommended.
- 6. Use small body size AC coupling capacitors when possible 0402 or smaller size is preferred. The AC coupling capacitors should be placed closer to the Rx on the channel.

11.2 Layout Example

In most cases, DS100BR111A layouts will fit neatly into a 1-lane application. The example layout in Figure 40 shows the DS100BR111A channels in a typical 1-lane bidirectional layout.

DS100BR111A ZHCSD97D – JANUARY 2012 – REVISED JANUARY 2015 TEXAS INSTRUMENTS

www.ti.com.cn

Layout Example (接下页)



Figure 40. DS100BR111A Example Layout



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下:

- 《焊接相关的最大绝对额定值》, SNOA549
- 《无引线框架封装 (LLP) 应用报告》(文献编号: SNOA401)
- 《EEPROM 编程和主模式》, SNLA228

12.2 商标

All trademarks are the property of their respective owners.

12.3 静电放电警告

这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

12.4 术语表

SLYZ022 — 71 术语表。 这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对 本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS100BR111ASQ/NOPB	ACTIVE	WQFN	RTW	24	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	BR111A	Samples
DS100BR111ASQE/NOPB	ACTIVE	WQFN	RTW	24	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	BR111A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS100BR111ASQ/NOPB	WQFN	RTW	24	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
DS100BR111ASQE/ NOPB	WQFN	RTW	24	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

Pack Materials-Page 1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS100BR111ASQ/NOPB	WQFN	RTW	24	1000	208.0	191.0	35.0
DS100BR111ASQE/NOPB	WQFN	RTW	24	250	208.0	191.0	35.0

RTW0024A



PACKAGE OUTLINE

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RTW0024A

EXAMPLE BOARD LAYOUT

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



RTW0024A

EXAMPLE STENCIL DESIGN

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司