CY74FCT2571	ſ
<b>QUAD 2-INPUT MULTIPLEXEF</b>	l
WITH 3-STATE OUTPUTS	5
CCS019D - MAY 1994 - REVISED NOVEMBER 2001	

SCCS019D - MAY 1994 - REVISED NOVEMBER 200

- Function, Pinout, and Drive Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Version of **Equivalent FCT Functions**
- **Edge-Rate Control Circuitry for** Significantly Improved Noise Characteristics
- Ioff Supports Partial-Power-Down Mode Operation
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and **Output Logic Levels**
- **ESD Protection Exceeds JESD 22** 
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- 64-mA Output Sink Current 32-mA Output Source Current
- 3-State Outputs

### description

The CY74FCT257T has four identical two-input multiplexers that select four bits of data from two sources under the control of a common data-select (S) input. The I<sub>0</sub> inputs are selected when S is low, and the I<sub>1</sub> inputs are selected when S is high. Data at the output is noninverted.

The CY74FCT257T is a logic implementation of a four-pole, two-position switch, where the position of the switch is determined by the logic levels at S. Outputs are in the high-impedance state when the output-enable ( $\overline{OE}$ ) input is high.

All but one device must be in the high-impedance state to avoid currents exceeding the maximum ratings if outputs are tied together. OE inputs must ensure that there is no overlap when outputs of 3-state devices are tied together.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

NAME	DESCRIPTION				
I Data inputs					
S Common data-select input					
ŌĒ	Output-enable input (active low)				
Y	Data outputs				

PIN DESCRIPTION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

Q OR SO PACKAGE (TOP VIEW)									
$\begin{array}{c} S\\ I_{0a}\\ I_{1a}\\ Y_a\\ I_{0b}\\ I_{1b}\\ Y_b\\ GND \end{array}$	[ 1	16	V <sub>CC</sub>						
	[ 2	15	OE						
	[ 3	14	I <sub>0c</sub>						
	[ 4	13	I <sub>1c</sub>						
	[ 5	12	Y <sub>c</sub>						
	[ 6	11	I <sub>0d</sub>						
	[ 7	10	I <sub>1d</sub>						
	[ 8	9	Y <sub>d</sub>						

SCCS019D - MAY 1994 - REVISED NOVEMBER 2001

T <sub>A</sub>	PAC	KAGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING					
	QSOP – Q	Tape and reel	4.3	CY74FCT257CTQCT	FT257-3					
	SOIC – SO	Tube	4.3	CY74FCT257CTSOC	FCT257C					
–40°C to 85°C		Tape and reel	4.3	CY74FCT257CTSOCT						
	QSOP – Q	Tape and reel	5	CY74FCT257ATQCT	FT257-1					
	QSOP – Q	Tape and reel	6	CY74FCT257TQCT	FT257					

#### **ORDERING INFORMATION**


<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### FUNCTION TABLE

	INP	OUTPUT		
ŌĒ	S	I <sub>0</sub>	l <sub>1</sub>	Y
Н	Х	Х	Х	Z
L	Н	Х	L	L
L	Н	Х	н	н
L	L	L	х	L
L	L	Н	Х	Н

H = High logic level, L = Low logic level, X = Don't care, Z = High-impedance state

#### logic diagram





SCCS019D - MAY 1994 - REVISED NOVEMBER 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential	–0.5 V	/ to 7 V
DC input voltage range	–0.5 V	/ to 7 V
DC output voltage range	–0.5 V	/ to 7 V
DC output current (maximum sink current/pin)	1	20 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1): Q package	9	90°C/W
SO package	5	57°C/W
Ambient temperature range with power applied, T <sub>A</sub>	. −65°C to	135°C
Storage temperature range, T <sub>stg</sub>	. −65°C to	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 2)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
VIH	High-level input voltage	2			V
VIL	Low-level input voltage			0.8	V
I <sub>OH</sub>	High-level output current			-32	mA
I <sub>OL</sub>	Low-level output current			64	mA
TA	Operating free-air temperature	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



SCCS019D - MAY 1994 - REVISED NOVEMBER 2001

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	3	MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	V <sub>CC</sub> = 4.75,	I <sub>IN</sub> = -18 mA			-0.7	-1.2	V
V <sub>OH</sub>	V <sub>CC</sub> = 4.75,	I <sub>OH</sub> = -32 mA		2			V
V <sub>OL</sub>	V <sub>CC</sub> = 4.75,	I <sub>OL</sub> = 64 mA			0.3	0.55	V
V <sub>hys</sub>	All inputs				0.2		V
lı	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 5.25 V				5	μA
I <sub>IH</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 2.7 V				±1	μA
۱ <sub>IL</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>IN</sub> = 0.5 V				±1	μA
I <sub>OZH</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 2.7 V				10	μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0.5 V				-10	μA
I <sub>OS</sub> ‡	V <sub>CC</sub> = 5.25 V,	V <sub>OUT</sub> = 0 V		-60	-120	-225	mA
I <sub>off</sub>	$V_{CC} = 0 V,$	V <sub>OUT</sub> = 4.5 V				±1	μA
I <sub>CC</sub>	V <sub>CC</sub> = 5.25 V,	$V_{IN} \le 0.2 V$ ,	$V_{IN} \ge V_{CC} - 0.2 \ V$		0.1	0.2	mA
$\Delta I_{CC}$	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> =	3.4 V§, $f_1 = 0$ , Outputs open	I		0.5	2	mA
ICCD <sup>¶</sup>		nput switching at 50% duty o .2 V or V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.2 V	cycle, Outputs open,		0.06	0.12	mA MH:
		One input switching at $f_1 = 10 \text{ MHz}$	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4	
	$V_{CC} = 5.25 V,$	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4	
I <sub>C</sub> #	Outputs open, $\overline{OE} = GND$	Four bits switching at $f_1 = 2.5$ MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4 <sup>  </sup>	mA
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1.7	5.4 <sup>  </sup>	
Ci		-	-		5	10	pF
Co					9	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

\* Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.

§ Per TTL-driven input (VIN = 3.4 V); all other inputs at V<sub>CC</sub> or GND

- <sup>¶</sup> This parameter is derived for use in total power-supply calculations.
- <sup>#</sup> I<sub>C</sub> = I<sub>CC</sub> +  $\Delta$ I<sub>CC</sub> × D<sub>H</sub> × N<sub>T</sub> + I<sub>CCD</sub>(f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>)

Where:

- I<sub>C</sub> = Total supply current
- I<sub>CC</sub> = Power-supply current with CMOS input levels
- $\Delta I_{CC}$  = Power-supply current for a TTL high input (V<sub>IN</sub> = 3.4 V)
- D<sub>H</sub> = Duty cycle for TTL inputs high
- $N_T$  = Number of TTL inputs at  $D_H$
- I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)
- $f_0$  = Clock frequency for registered devices, otherwise zero
- $f_1$  = Input signal frequency
- $N_1$  = Number of inputs changing at  $f_1$
- All currents are in milliamperes and all frequencies are in megahertz.
- || Values for these conditions are examples of the I<sub>CC</sub> formula.




### **CY74FCT257T QUAD 2-INPUT MULTIPLEXER** WITH 3-STATE OUTPUTS SCCS019D – MAY 1994 – REVISED NOVEMBER 2001

### switching characteristics over operating free-air temperature range (see Figure 1)

DADAMETED	FROM	то	CY74FC	T257T	CY74FC	T257AT	CY74FC1	[257CT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	МАХ	MIN	МАХ	UNIT
t <sub>PLH</sub>		v	1.5	6	1.5	5	1.5	4.3	
t <sub>PHL</sub>	I	Y	1.5	6	1.5	5	1.5	4.3	ns
t <sub>PLH</sub>	S	Υ	1.5	10.5	1.5	7	1.5	5.2	
t <sub>PHL</sub>			1.5	10.5	1.5	7	1.5	5.2	ns
t <sub>PZH</sub>		v	1.5	8.5	1.5	7	1.5	6	
t <sub>PZL</sub>	ŌĒ	Y	1.5	8.5	1.5	7	1.5	6	ns
t <sub>PHZ</sub>	ŌE	v	1.5	6	1.5	5.5	1.5	5	
t <sub>PLZ</sub>		Ť	1.5	6	1.5	5.5	1.5	5	ns



SCCS019D - MAY 1994 - REVISED NOVEMBER 2001



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)	. ,		× ,	
CY74FCT257ATD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT257AT	Samples
CY74FCT257ATQCT	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT257-1	Samples
CY74FCT257CTSOC	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT257C	Samples
CY74FCT257TQCT	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FT257	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION


Texas Instruments

\*All dimensions are nominal

www.ti.com

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT257ATQCT	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
CY74FCT257TQCT	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

### PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT257ATQCT	SSOP	DBQ	16	2500	340.5	338.1	20.6
CY74FCT257TQCT	SSOP	DBQ	16	2500	340.5	338.1	20.6



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CY74FCT257ATD	D	SOIC	16	40	507	8	3940	4.32
CY74FCT257CTSOC	DW	SOIC	16	40	506.98	12.7	4826	6.6

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

## D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### **DW 16**

## **GENERIC PACKAGE VIEW**

### SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT

7.5 x 10.3, 1.27 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





# **DW0016A**



### **PACKAGE OUTLINE**

SOIC - 2.65 mm max height

SOIC



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



## DW0016A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



### DW0016A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



# **DBQ0016A**



## **PACKAGE OUTLINE**

### SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- This dimension does not include interlead flash.
   Reference JEDEC registration MO-137, variation AB.



# DBQ0016A

# **EXAMPLE BOARD LAYOUT**

### SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DBQ0016A

# **EXAMPLE STENCIL DESIGN**

### SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated