

Technical documentation





SN74AHC245-Q1

ZHCSRB8C - APRIL 2008 - REVISED FEBRUARY 2023

SN74AHC245-Q1 具有三态输出的汽车类八路总线收发器

1 特性

Texas

INSTRUMENTS

- 符合面向汽车应用的 AEC-Q100 标准:
 - 器件温度等级 1:-40°C 至+125°C, T_A
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C6
- 工作范围为 2V 至 5.5V V_{CC}
- 闩锁性能超过 250mA,符合 JESD 17 规范的要求

2 应用

- 启用或禁用数字信号
- 在控制器复位期间保持信号
- 对开关进行去抖

3 说明


SN74AHC245-Q1 八路总线收发器专为数据总线之间 的异步双向通信而设计。控制功能实现可更大限度地减 少外部时序要求。根据方向控制 (DIR) 输入上的逻辑电 平,此器件将数据从 A 总线发送至 B 总线,或者将数 据从 B 总线发送至 A 总线。输出使能 (OE) 输入可用 于禁用器件,这样可有效隔离总线。

为了确保加电或断电期间的高阻抗状态, OE 应通过一个上拉电阻器被连接至 V_{CC}; 该电阻器的最小值由驱动器的电流吸收能力来决定。

-+-1	装	P=	白	(1)
- #51	""	1=	民	(י)
	x	ш		

器件型号	封装	封装尺寸(标称值)		
	PW (TSSOP, 20)	6.50mm × 4.40mm		
SN74AHC245-Q1	WRKS (WQFN $_{ m V}$ 20)	4.50mm × 2.50mm		

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



To Seven Other Channels

简化原理图



Table of Contents

1	特性	1
	应用	
	说明	
	Revision History	
5	Pin Configuration and Functions	.3
6	Specifications	4
	6.1 Absolute Maximum Ratings	.4
	6.2 ESD Ratings	4
	6.3 Recommended Operating Conditions	
	6.4 Thermal Information	.5
	6.5 Electrical Characteristics	.5
	6.6 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V	.5
	6.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V	.6
	6.8 Noise Characteristics	
	6.9 Operating Characteristics	6
	6.10 Typical Characteristics	
7	Parameter Measurement Information	
8	Detailed Description	.9
	8.1 Overview	

8.2 Functional Block Diagram	q			
8.3 Feature Description				
8.4 Device Functional Modes				
9 Application and Implementation				
9.1 Application Information				
	10			
9.1 Application information				
וווטווומוטוו	10			

4 Revision History

注:以前版本的页码可能与当前版本的页码不同

Changes from Revision B (November 2022) to Revision C (February 2023)

Page

• 将数据表的状态从*预告信息* 更改为"量产数据"1



5 Pin Configuration and Functions

DIR 🗖	1	20	
A1 🗖	2	19	
A2 🗖	3	18	🗖 B1
A3 🗆	4	17	🗖 В2
A4 🗖	5	16	🗖 ВЗ
A5 🗖	6	15	□□ B4
A6 🗖	7	14	🗖 B5
A7 🗖	8	13	⊟ ⊡ B6
A8 🗖	9	12	B7
GND 🗖	10	11	□□ B8

图 5-1. SN74AHC245-Q1 PW Package, 20-Pin TSSOP (Top View)




图 5-2. SN74AHC245-Q1 WRKS Package, 20-Pin WQFN (Top View)

PIN		TYPE ⁽¹⁾	DESCRIPTION			
NO.	NAME					
1	DIR	I/O	Direction control input (L = B \rightarrow A, H = A \rightarrow B)			
2	A1 I/O		Channel 1 output/input A			
3	A2	I/O	Channel 2 output/input A			
4	A3	I/O	Channel 3 output/input A			
5	A4	I/O	Channel 4 output/input A			
6	A5	I/O	Channel 5 output/input A			
7	A6	I/O	Channel 6 output/input A			
8	A7	I/O	Channel 7 output/input A			
9 A8 I/O		I/O	Channel 8 output/input A			
10	GND	G	Ground			
11	B8	I/O	Channel 8 input/output B			
12	B7	I/O	Channel 7 input/output B			
13	B6	I/O	Channel 6input/output B			
14	B5	I/O	Channel 5input/output B			
15	B4	I/O	Channel 4input/output B			
16	В	I/O	Channel 3input/output B			
17	B2	I/O	Channel 2input/output B			
18	B2	I/O	Channel 1input/output B			
19	B1	I/O	Output enable, active low			
20	V _{CC}	Р	Positive supply			
Thermal Pa	ıd	—	Thermal Pad ⁽²⁾			

表 5-1. Pin Functions

(1) I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.

(2) WRKS Package Only



6 Specifications 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

				MIN	MAX	UNIT
V _{CC}	Supply voltage range			- 0.5	7	V
VI	Input voltage range ⁽²⁾		Control inputs	- 0.5	7	V
Vo	I/O, Output voltage range			- 0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0	Control inputs		- 20	mA
I _{OK}	I/O, Output clamp current	V _O < 0 or V _O	> V _{CC}		±20	mA
I _O	Continuous output current	V _O = 0 to V _{CO}			±25	mA
	Continuous current through $V_{CC} \text{ or } GND$				±75	mA

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level $2^{\left(1\right)}$	±2000	V
V _{(ES}	^{D)} discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C6	±1000	v

(1) AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		2	5.5	V		
	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current	V _{CC} = 2 V	V _{CC} = 2 V	1.5			
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V		
		V _{CC} = 5.5 V	$\begin{array}{c c} & 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 3 \\ 4 \\ 2 \\ 5 \\ 5 \\ 5 \\ 5 \\ 2 \\ 2 \\ 2 \\ 5 \\ 5$				
		V _{CC} = 2 V		0.5			
VIL	Low-level input voltage	V _{CC} = 3 V		0.9	V		
		V _{CC} = 5.5 V		1.65			
VI	Input voltage	OE or DIR	0	5.5	V		
Vo	Output voltage	A or B	0	V _{CC}	V		
.0				V _{CC} = 2 V		- 50	μA
I _{OH}	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5 2.1 3.85 0 0 0 0	- 4			
		V _{CC} = 5 V ± 0.5 V		- 8	mA		
		V _{CC} = 2 V		50	μA		
I _{OL}	Low-level output current	$V_{CC} = 3.3 V \pm 0.3 V$		4			
		$V_{CC} = 5 V \pm 0.5 V$		2.1 3.85 0.5 0.9 1.65 0 5.5 0 V _{CC} - 50 - 4 - 8 50 4 8 100 20	mA		
	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V	10	100	b o\/		
∆t/∆v	Input transition rise or fall rate	V _{CC} = 5 V ± 0.5 V		20	ns/V		
T _A	Operating free-air temperature		- 40	125	°C		

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	PW	RKS	UNIT
	20 PINS	20 PINS	ONT	
	R _{0 JA} Junction-to-ambient thermal resistance	83	67.7	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	Vcc	т	_A = 25°C		T _A = -40°C to	UNIT		
			VCC	MIN	TYP	MAX	MIN	125°C MAX 0.1 0.1 0.44 0.44 ±11 ±2.5 40 10	UNIT	
			2 V	1.9	2		1.9			
		I _{OH} = - 50 μA	3 V	2.9	3		2.9			
V _{OH}			4.5 V	4.4	4.5		4.4		V	
		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48			
		I _{OH} = -8 mA	4.5 V	4.5 V 3.94 3.8						
			2 V			0.1		0.1		
V _{OL}		I _{OL} = 50 μA	3 V			0.1		0.1	v	
			4.5 V			0.1		0.1		
		I _{OL} = 4 mA	3 V			0.36		0.44		
		I _{OL} = 8 mA	4.5 V			0.36		0.44		
L	A or B inputs	$-V_1 = V_{CC}$ or GND	5.5 V			±0.1		±1	μA	
1	OE or DIR		0 V to 5.5 V			±0.1		±1	μΑ	
I _{OZ} ⁽¹⁾		$V_O = V_{CC} \text{ or GND},$ $V_I (\overline{OE}) = V_{IL} \text{ or } V_{IH}$	5.5 V			±0.25		±2.5	μA	
I _{CC}		$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40	μA	
Ci	OE or DIR	V _I = V _{CC} or GND	5 V		2.5	10		10	pF	
Cio	A or B inputs	V _I = V _{CC} or GND	5 V		4				pF	

(1) The parameter I_{OZ} includes the input leakage current.

6.6 Switching Characteristics, V_{CC} = 3.3 V \pm 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

PARAMETER	FROM	то	LOAD	т	_A = 25°C		T _A = -40°C t	o 125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
t _{PLH}	A or B	B or A	C ₁ = 15 pF		5.8	8.4	1	10	ns
t _{PHL}	AUD	BUIA	0 <u>[</u> – 15 pr		5.8	8.4	1	10	115
t _{PZH}	ŌE	A or B	C ₁ = 15 pF		8.5	13.2	1	15.5	ns
t _{PZL}	OL		0L - 13 pr		8.5	13.2	1	15.5	115
t _{PHZ}	OE	A or B	C ₁ = 15 pF		8.9	12.5	1	15.5	ns
t _{PLZ}	OL	AUD	0 <u>[</u> – 15 pr		8.9	12.5	1	15.5	115
t _{PLH}	A or B	B or A	C _L = 50 pF		8.3	11.9	1	13.5	ns
t _{PHL}	AUD	BUIA	CL - 30 pr		8.3	11.9	1	13.5	115
t _{PZH}	ŌĒ	A or B	C _L = 50 pF		11	16.7	1	19	ns
t _{PZL}	UE	AUB	С_ – 50 рг		11	16.7	1	19	115
t _{PHZ}	ŌĒ	A or B	C ₁ = 50 pF		11.5	15.8	1	18	ns
t _{PLZ}	UE	AUB	0 _L – 50 pr		11.5	15.8	1	18	115

6.7 Switching Characteristics, V_{CC} = 5 V ± 0.5 V

over recommended operating free-air temperature range (unless otherwise noted) (see 图 7-1)

	FROM	то	LOAD	T	₄ = 25°C	,	T _A = -40°C	to 125°C		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX		MAX	UNIT	
t _{PLH}	A or B	B or A	0 - 15 - 5		4	5.5	1	6.5		
t _{PHL}	AOID	BOIA	C _L = 15 pF		4	5.5	1	6.5	ns	
t _{PZH}	ŌĒ	A or B	C _L = 15 pF		5.8	8.5	1	10	20	
t _{PZL}	UE	AUB	С_ – 15 рг		5.8	8.5	1	10	ns	
t _{PHZ}	OE	A or B	C _L = 15 pF		5.6	7.8	1	9.2	ns	
t _{PLZ}		AUD	C _L = 15 pr		5.6	7.8	1	9.2	115	
t _{PLH}	A or B	B or A	C _L = 50 pF		5.5	7.5	1	8.5	20	
t _{PHL}	AUB	BUIA	С_ – 50 рг		5.5	7.5	1	8.5	ns	
t _{PZH}	ŌĒ	A or B	C _L = 50 pF		7.3	10.6	1	12	20	
t _{PZL}		AUB	С <u>Г</u> – 50 рг		7.3	10.6	1	12	ns	
t _{PHZ}	ŌĒ	A or B	C = 50 pE		7	9.7	1	11		
t _{PLZ}		AUB	C _L = 50 pF		7	9.7	1	11	ns	

6.8 Noise Characteristics

V_{CC} = 5 V, C_{L} = 50 pF, T_{A} = 25°C ⁽¹⁾

	PARAMETER	MIN	TYP	MAX	UNIT
V _{OL(P)}	Quiet output, maximum dynamic V _{OL}		0.9		V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		- 0.9		V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.3		V
V _{IH(D)}	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

(1) Characteristics are for surface-mount packages only.


6.9 Operating Characteristics

 $V_{CC} = 5 V, T_A = 25^{\circ}C$


	PARAMETER	TEST CO	NDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	f = 1 MHz	14	pF



6.10 Typical Characteristics



7 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.

图 7-1. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SN74AHC245-Q1 is designed for asynchronous two-way communication between data buses. The controlfunction implementation minimizes external timing requirements. The SN74AHC245-Q1 allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated. To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

8.2 Functional Block Diagram



To Seven Other Channels

8.3 Feature Description

8.3.1 Standard CMOS Inputs

This device includes standard CMOS inputs. Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using Ohm's law ($R = V \div I$).

Standard CMOS inputs require that input signals transition between valid logic states quickly, as defined by the input transition time or rate in the *Recommended Operating Conditions* table. Failing to meet this specification will result in excessive power consumption and could cause oscillations. More details can be found in *Implications of Slow or Floating CMOS Inputs*.

Do not leave standard CMOS inputs floating at any time during operation. Unused inputs must be terminated at V_{CC} or GND. If a system will not be actively driving an input at all times, then a pull-up or pull-down resistor can be added to provide a valid input voltage during these times. The resistor value will depend on multiple factors; a 10-k Ω resistor, however, is recommended and will typically meet all requirements.

8.3.2 Balanced CMOS 3-State Outputs

This device includes balanced CMOS 3-state outputs. Driving high, driving low, and high impedance are the three states that these outputs can be in. The term *balanced* indicates that the device can sink and source similar currents. The drive capability of this device may create fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device can drive larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

SN74AHC245-Q1 ZHCSRB8C - APRIL 2008 - REVISED FEBRUARY 2023



When placed into the high-impedance mode, the output will neither source nor sink current, with the exception of minor leakage current as defined in the *Electrical Characteristics* table. In the high-impedance state, the output voltage is not controlled by the device and is dependent on external factors. If no other drivers are connected to the node, then this is known as a floating node and the voltage is unknown. A pull-up or pull-down resistor can be connected to the output to provide a known voltage at the output while it is in the high-impedance state. The value of the resistor will depend on multiple factors, including parasitic capacitance and power consumption limitations. Typically, a $10-k \Omega$ resistor can be used to meet these requirements.

Unused 3-state CMOS outputs should be left disconnected.

8.3.3 Wettable Flanks

This device includes wettable flanks for at least one package. See the *Features* section on the front page of the data sheet for which packages include this feature.




图 8-1. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering

Wettable flanks help improve side wetting after soldering, which makes QFN packages easier to inspect with automatic optical inspection (AOI). As shown in 🕅 8-1, a wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet. See the mechanical drawing for additional details.

8.3.4 Clamp Diode Structure

As 🗏 8-2 shows, the outputs to this device have both positive and negative clamping diodes, and the inputs to this device have negative clamping diodes only.

CAUTION Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




图 8-2. Electrical Placement of Clamping Diodes for Each Input and Output



8.4 Device Functional Modes

表 8-1 lists the functional modes of the SN74AHC245-Q1.

INPU	ITS ⁽¹⁾	OUTPUTS ⁽²⁾							
ŌĒ	DIR	Α	В						
L	L	В	Z						
L	Н	Z	А						
Н	Х	Z	Z						

表 8-1. Function Table

(1) H = High voltage level, L = Low voltage level, X = Do not care

(2) A = Logic value at 'A' input, B = Logic value at 'B' input, Z = High impedance



9 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74AHC245-Q1 can be used to drive signals over relatively long traces or transmission lines. In order to reduce ringing caused by impedance mismatches between the driver, transmission line, and receiver, a series damping resistor placed in series with the transmitter' s output can be used. The figure in the *Application Curve* section shows the received signal with three separate resistor values. Just a small amount of resistance can make a significant impact on signal integrity in this type of application.

9.2 Typical Application




图 9-1. Application Block Diagram

9.2.1 Design Requirements

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics* section.

The positive voltage supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74AHC245-Q1 plus the maximum static supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only source as much current that is provided by the positive supply source. Be sure to not exceed the maximum total current through V_{CC} listed in the *Absolute Maximum Ratings*.

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74AHC245-Q1 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*, and any transient current required for switching. The logic device can only sink as much current that can be sunk into its ground connection. Be sure to not exceed the maximum total current through GND listed in the *Absolute Maximum Ratings*.

The SN74AHC245-Q1 can drive a load with a total capacitance less than or equal to 50 pF while still meeting all of the data sheet specifications. Larger capacitive loads can be applied; however, it is not recommended to exceed 50 pF.

The SN74AHC245-Q1 can drive a load with total resistance described by $R_L \ge V_O / I_O$, with the output voltage and current defined in the *Electrical Characteristics* table with V_{OH} and V_{OL} . When outputting in the HIGH state, the output voltage in the equation is defined as the difference between the measured output voltage and the supply voltage at the V_{CC} pin.

Total power consumption can be calculated using the information provided in *CMOS Power Consumption and Cpd Calculation*.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear* and Logic (SLL) Packages and Devices.



CAUTION

The maximum junction temperature, $T_{J(max)}$ listed in the *Absolute Maximum Ratings*, is an additional limitation to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Input signals must cross $V_{IL(max)}$ to be considered a logic LOW, and $V_{IH(min)}$ to be considered a logic HIGH. Do not exceed the maximum input voltage range found in the *Absolute Maximum Ratings*.

Unused inputs must be terminated to either V_{CC} or ground. The unused inputs can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input will be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The drive current of the controller, leakage current into the SN74AHC245-Q1 (as specified in the *Electrical Characteristics*), and the desired input transition rate limits the resistor size. A 10-k Ω resistor value is often used due to these factors.

The SN74AHC245-Q1 has CMOS inputs and thus requires fast input transitions to operate correctly, as defined in the *Recommended Operating Conditions* table. Slow input transitions can cause oscillations, additional power consumption, and reduction in device reliability.

Refer to the *Feature Description* section for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*.

Push-pull outputs that could be in opposite states, even for a very short time period, should never be connected directly together. This can cause excessive current and damage to the device.

Two channels within the same device with the same input signals can be connected in parallel for additional output drive strength.

Unused outputs can be left floating. Do not connect outputs directly to V_{CC} or ground.

Refer to the *Feature Description* section for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout* section.
- Ensure the capacitive load at the output is ≤ 50 pF. This is not a hard limit; it will, however, ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74AHC245-Q1 to one or more of the receiving devices.
- 3. Ensure the resistive load at the output is larger than (V_{CC} / I_{O(max)}) Ω. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in MΩ; much larger than the minimum calculated previously.
- 4. Thermal issues are rarely a concern for logic gates; the power consumption and thermal increase, however, can be calculated using the steps provided in the application report, *CMOS Power Consumption and Cpd Calculation*.



9.2.3 Application Curves




图 9-2. Simulated Signal Integrity at the Receiver With Different Damping Resistor (Rd) Values

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Absolute Maximum* Ratings section. Each V_{CC} terminal must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor; if there are multiple V_{CC} terminals, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power terminal. Multiple bypass capacitors can be paralleled to reject different frequencies of noise. Frequencies of 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor must be installed as close as possible to the power terminal for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.



11.2 Layout Example




图 11-1. Example Layout for the SN74AHC245-Q1 in the RKS Package



12 Device and Documentation Support

12.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.2 支持资源

TI E2E[™] 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

所有简称均为共存日所有有的财

12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
PN74AHC245QWRKSRQ1	ACTIVE	VQFN	RKS	20	3000	TBD	Call TI	Call TI	-40 to 125		Samples
SN74AHC245QPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245Q1	Samples
SN74AHC245QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC245Q1	Samples
SN74AHC245QWRKSRQ1	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA245Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC245-Q1 :

- Catalog : SN74AHC245
- Enhanced Product : SN74AHC245-EP
- Military : SN54AHC245

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC245QPWRG4Q1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHC245QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHC245QWRKSRQ1	VQFN	RKS	20	3000	180.0	12.4	2.8	4.8	1.2	4.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

14-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC245QPWRG4Q1	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHC245QPWRQ1	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74AHC245QWRKSRQ1	VQFN	RKS	20	3000	210.0	185.0	35.0

PW0020A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0020A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0020A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



RKS 20

2.5 x 4.5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RKS0020B



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RKS0020B

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.




RKS0020B

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司