







TPS28225-Q1

ZHCS610D - DECEMBER 2011 -**REVISED DECEMBER 2021** 

# TPS28225-Q1 汽车类高频 4A 灌电流同步 MOSFET 驱动器

# 1 特性

- 符合汽车应用要求
- 驱动两个具有 14ns 自适应死区时间的 N 沟道 **MOSFET**
- 宽栅极驱动电压: 4.5V 至 8.8V, 在 7V 至 8V 时效
- 动力总成系统宽输入电压:3V至27V
- 宽输入 PWM 信号: 2V 至 13.2V 振幅
- 能够以每相 ≥40A 的电流驱动 MOSFET
- 高频运行: 14ns 传播延迟和 10ns 上升或下降时间 支持高达 2MHz 的

#### $F_{SW}$

- 能够传播 <30ns 的输入 PWM 脉冲
- 低侧驱动器灌入导通电阻 (0.4Ω) 防止与 dV/dT 相关 的击穿电流
- 用于功率级关断的三态 PWM 输入
- 通过同一引脚支持使能(输入)和电源正常(输 出)信号来节省空间
- 热关断
- UVLO 保护
- 内部自举二极管
- 经济型 SOIC-8 和热增强型 3mm × 3mm VSON-8
- 常见三态输入驱动器的高性能替代产品

# 2 应用

- 具有模拟或数字控制的多相直流/直流转换器
- 隔离式负载点同步整流
- 无线充电发送器

# 3 说明

TPS28225-Q1 是一款高速驱动器,用于驱动具有自适 应死区时间控制的 N 沟道互补驱动功率 MOSFET。此 驱动器经过优化,适用于多种高电流、单相和多相直 流/直流转换器。TPS28225-Q1 是一个提供高效率、小 尺寸、低 EMI 发射的解决方案。


TPS28225-Q1 器件具有高性能特性,例如 8.8V 栅极 驱动电压、14ns 自适应死区时间控制、14ns 广播延迟 以及高电流(2A 拉电流和 4A 灌电流)驱动能力。较 低栅极驱动器的  $0.4\Omega$  阻抗保持功率 MOSFET 的栅极 低于它的阈值并确保在 dV/dt 相位结点转换中不会产生 击穿电压。由内部二极管充电的自举电容器支持在半桥 配置中使用 N 沟道 MOSFET。

TPS28225-Q1 采用经济型 SOIC-8 封装和耐热增强型 小尺寸 VSON 封装。此驱动器的额定工作温度范围为 - 40°C 至 105°C, 绝对最大结温为 150°C。

### 器件信息(1)

器件型号	封装	封装尺寸(标称值)							
TPS28225-Q1	SOIC (8)	5.00mm x 6.20mm							
1P528225-Q1	VSON (8)	3.00mm × 3.00mm							

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



简化版原理图

English Data Sheet: SLUSAR9



# **Table of Contents**

1 特性	1	8 Application and Implementation	16
,		8.1 Application Information	16
- <i>二, 1</i>		8.2 Typical Application	
4 Revision History		9 Power Supply Recommendations	23
5 Pin Configuration and Functions		10 Layout	
6 Specifications		10.1 Layout Guidelines	24
6.1 Absolute Maximum Ratings		10.2 Layout Example	24
6.2 ESD Ratings		11 Device and Documentation Support	25
6.3 Recommended Operating Conditions		11.1 第三方产品免责声明	2 <mark>5</mark>
6.4 Thermal Information		11.2 Documentation Support	25
6.5 Electrical Characteristics		11.3 Receiving Notification of Documentation Up	dates 25
6.6 Switching Characteristics		11.4 支持资源	25
6.7 Typical Characteristics		11.5 Trademarks	
7 Detailed Description		11.6 Electrostatic Discharge Caution	25
7.1 Overview		11.7 术语表	25
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	25
7.4 Device Functional Modes	15		

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

С	hanges from Revision C (October 2016) to Revision D (December 2021) Page
•	更新了数据表,以反映德州仪器 (TI) 数据表的最新标准(包括向标题添加了"汽车类")
•	Deleted the operating ambient temperature from the Absolute Maximum Ratings table
С	hanges from Revision B (April 2015) to Revision C (October 2016) Page
•	删除了 TPS25226-Q1 器件的剩余引用
•	删除了特性部分中符合 AEC-Q100 标准的特性(器件温度等级、HBM 和 CDM ESD 分类等级)
•	将 <i>特性</i> 列表中的 DFN-8 更改为 VSON-8
•	添加了 ESD 等级表、概述 部分、器件功能模式 部分、应用信息 部分、电源相关建议 部分和接收文件更新通
	<i>知</i> 部分
•	更新了 <i>说明</i> 部分
•	向数据表添加了 8 引脚 VSON (DRB) 封装
•	Deleted the lead temperature parameter from the Absolute Maximum Ratings table
•	Deleted the input supply voltage parameter for the TPS28226-Q1 device in the <i>Recommended Operating Conditions</i> table
	Added resistors between UGATE and PHASE, and LGATE and GND in the Functional Block Diagram1
•	Deleted the TPS28225-Q1 3-State Exit Mode section
•	Added document reference to Figure 28 and <i>Related Documentation</i> section
•	Deleted the List of Materials table
•	Deleted references to Q8, Q9, and Q10 MOSFETs, and the rising and falling edge switching waveforms 24
•	Changed Layout Example figure.

Submit Document Feedback



# **5 Pin Configuration and Functions**




图 5-1. D Package 8-Pin SOIC Top View




图 5-2. DRB Package 8-Pin VSON With Exposed Thermal Pad Top View

表 5-1. Pin Functions

PIN					
NAME	NO.		TYPE	DESCRIPTION	
IVAIVIL	SOIC-8	VSON-8			
воот	2	2	I	Floating bootstrap supply pin for the upper gate drive. Connect the bootstrap capacitor between this pin and the PHASE pin. The bootstrap capacitor provides the charge to turn on the upper MOSFET.	
EN/PG	7	7	I	Enable and Power Good input-output pin with 1-M $\Omega$ impedance. Connect this pin HIG enable and LOW to disable the device. When disabled, the device draws less than 850- $\mu$ A bias current. If the V <sub>DD</sub> voltage is below the UVLO threshold or overtemperatus thutdown occurs, this pin is internally pulled low.	
GND	4	4	GND	Ground pin. All signals are referenced to this node.	
LGATE	5	5	ı	Lower gate-drive sink and source output. Connect to the gate of the low-side power N-Channel MOSFET.	
PHASE	8	8	I	Connect this pin to the source of the upper MOSFET and the drain of the lower MOSFET. This pin provides a return path for the upper gate driver.	
PWM	3	3	_	The PWM signal is the control input for the driver. The PWM signal can enter three distinct states during operation, see the $\#$ 7.3.4 section for more details. Connect this pin to the PWM output of the controller.	
UGATE	1	1	I/O	Upper gate-drive sink and source output. Connect to gate of high-side power N-Channel MOSFET.	
VDD	6	6	PWR	Connect this pin to a 5-V bias supply. Place a high quality bypass capacitor from this pin to GND.	
Thermal pad		Exposed die pad	0	Connect directly to GND for better thermal performance and EMI.	

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

# **6 Specifications**

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1) (2)

			MIN	MAX	UNIT
	Input supply voltage	$V_{DD}$	- 0.3	8.8	V
	Boot voltage	V <sub>BOOT</sub>	- 0.3	33	V
Pha	Phone voltage	V <sub>PHASE</sub> , DC	- 2	32 or V <sub>BOOT</sub> + 0.3 - V <sub>DD</sub> whichever is less	V
	Phase voltage	V <sub>PHASE</sub> , pulse < 400 ns, E = 20 μJ	- 7	33.1 or V <sub>BOOT</sub> + 0.3 - V <sub>DD</sub> whichever is less	V
	Input voltage	V <sub>PWM</sub> , V <sub>EN/PG</sub>	- 0.3	13.2	V
		V <sub>UGATE</sub> , (V <sub>BOOT</sub> - V <sub>PHASE</sub> < 8.8)	V <sub>PHASE</sub> - 0.3	V <sub>BOOT</sub> + 0.3	V
	Output voltage	$V_{UGATE}$ , Pulse < 100 ns, E = 2 $\mu$ J, ( $V_{BOOT}$ - $V_{PHASE}$ < 8.8)	V <sub>PHASE</sub> - 2	V <sub>BOOT</sub> + 0.3	V
		V <sub>LGATE</sub>	- 0.3	V <sub>DD</sub> + 0.3	V
		V <sub>LGATE</sub> , Pulse < 100 ns, E = 2 μJ	- 2	V <sub>DD</sub> + 0.3	V
TJ	Operating virtual junction	n temperature	- 40	150	°C
T <sub>stg</sub>	Storage temperature	- 65	150	°C	

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 6.2 ESD Ratings

				VALUE	UNIT
	V <sub>(ESD)</sub> Electrostatic dischar	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
			Charged-device model (CDM), per AEC Q100-011	±750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{DD}$	Input supply voltage	4.5	7.2	8	V
V <sub>IN</sub>	Power input voltage	3		32 - V <sub>DD</sub>	V
TJ	Operating junction temperature	- 40		125	°C

Product Folder Links: TPS28225-Q1

<sup>(2)</sup> All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. Consult Packaging Section of the Data book for thermal limitations and considerations of packages.

# **6.4 Thermal Information**

		TPS282		
	THERMAL METRIC <sup>(1)</sup>	DRB (VSON)	D (SOIC)	UNIT
		8 PINS	8 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	50.2	123.2	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	57.5	77	°C/W
R <sub>0 JB</sub>	Junction-to-board thermal resistance	25.9	63.5	°C/W
ψJT	Junction-to-top characterization parameter	1.5	27.7	°C/W
ψ ЈВ	Junction-to-board characterization parameter	26	63	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	9.5	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# **6.5 Electrical Characteristics**

 $V_{DD}$  = 7.2 V, EN/PG pulled up to  $V_{DD}$  by 100-k $\Omega$  resistor,  $T_A$  =  $-40^{\circ}$ C to 105°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
UNDER V	OLTAGE LOCKOUT						
	D: : # 1.11	V <sub>PWM</sub> = 0 V	3.2	3.5	3.8		
	Rising threshold	V <sub>PWM</sub> = 0 V, T <sub>A</sub> = 25°C		3.5		V	
	- m	V <sub>PWM</sub> = 0 V	2.7				
	Falling threshold	V <sub>PWM</sub> = 0 V, T <sub>A</sub> = 25°C		3		V	
	Hysteresis	T <sub>A</sub> = 25°C		0.5		V	
BIAS CUI	RRENTS				'		
I <sub>DD(off)</sub>	Bias supply current	$V_{EN/PG}$ = low, PWM pin floating, $T_A$ = 25°C 350			μА		
I <sub>DD</sub>	Bias supply current $V_{EN/PG} = high$ , PWM pin floating, $T_A = 25^{\circ}C$ 500			μ Α			
INPUT (P	WM)						
	In and a comment	V <sub>PWM</sub> = 5 V, T <sub>A</sub> = 25°C		185		μА	
I <sub>PWM</sub>	Input current	V <sub>PWM</sub> = 0 V, T <sub>A</sub> = 25°C		- 200		μ <b>А</b>	
	PWM 3-state rising threshold <sup>(2)</sup>	T <sub>A</sub> = 25°C	-	1		V	
	PWM 3-state falling threshold	V <sub>PWM</sub> PEAK = 5 V	3.4		4		
		V <sub>PWM</sub> PEAK = 5 V, T <sub>A</sub> = 25°C		3.8		V	
t <sub>HLD_R</sub>	3-state shutdown hold-off time	T <sub>A</sub> = 25°C		250		ns	
T <sub>MIN</sub>	PWM minimum pulse to force U <sub>GATE</sub> pulse	C <sub>L</sub> = 3 nF at U <sub>GATE</sub> , V <sub>PWM</sub> = 5 V		30		ns	
ENABLE/	POWER GOOD (EN/PG)						
	Franks high vising threshold	PG FET OFF			2.1	V	
	Enable high rising threshold	PG FET OFF, T <sub>A</sub> = 25°C		1.7		V	
	Enable low falling threshold	PG FET OFF	0.8			V	
	Litable low failing threshold	PG FET OFF, T <sub>A</sub> = 25°C		1		v	
	Hysteresis	T <sub>A</sub> = 25°C	0.35			V	
	11/30010313			0.7		v	
	Power good output	V <sub>DD</sub> = 2.5 V			0.2	V	
UPPER G	GATE DRIVER OUTPUT (UGATE)						
	Source resistance	500-mA source current			2	Ω	
	Course resistance	500-mA source current, T <sub>A</sub> = 25°C		1		22	

# **6.5 Electrical Characteristics (continued)**

 $V_{DD}$  = 7.2 V, EN/PG pulled up to  $V_{DD}$  by 100-k $\Omega$  resistor,  $T_A$  =  $-40^{\circ}$ C to 105°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Source current <sup>(2)</sup>	V <sub>UGATE-PHASE</sub> = 2.5 V, T <sub>A</sub> = 25°C		2		Α
t <sub>RU</sub>	Rise time	C <sub>L</sub> = 3 nF, T <sub>A</sub> = 25°C		10		ns
	Cink manistan an	500-mA sink current			2	
	Sink resistance	500-mA sink current, T <sub>A</sub> = 25°C		1		Ω
	Sink current <sup>(2)</sup>	V <sub>UGATE-PHASE</sub> = 2.5 V, T <sub>A</sub> = 25°C		2		Α
t <sub>FU</sub>	Fall time	C <sub>L</sub> = 3 nF, T <sub>A</sub> = 25°C		10		ns
LOWER	R GATE DRIVER OUTPUT (LGAT	Ε)				
	0	500-mA source current			2	
	Source resistance	500-mA source current, T <sub>A</sub> = 25°C		1		Ω
	Source current <sup>(2)</sup>	V <sub>LGATE</sub> = 2.5 V, T <sub>A</sub> = 25°C		2		Α
t <sub>RL</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 3 nF, T <sub>A</sub> = 25°C		10		ns
	Sink resistance	500-mA sink current			1	0
		500-mA sink current, T <sub>A</sub> = 25°C		0.4		Ω
	Sink current <sup>(2)</sup>	V <sub>LGATE</sub> = 2.5 V, T <sub>A</sub> = 25°C		4		Α
	Fall time <sup>(2)</sup>	C <sub>L</sub> = 3 nF, T <sub>A</sub> = 25°C		5		ns
воотя	TRAP DIODE					
V <sub>F</sub>	Forward voltage	Forward bias current 100 mA, T <sub>A</sub> = 25°C		1		V
THERM	IAL SHUTDOWN				'	
	Dialog through add(2)		150		170	°C
	Rising threshold <sup>(2)</sup>	T <sub>A</sub> = 25°C		160		C
	Falling throubold(2)		130		150	°C
	Falling threshold <sup>(2)</sup>	T <sub>A</sub> = 25°C		140		C
	Hysteresis	T <sub>A</sub> = 25°C		20		°C

Typical values for T<sub>A</sub> = 25°C Not production tested (1)

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# **6.6 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

7									
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
SWITCH	SWITCHING TIME								
t <sub>DLU</sub>	UGATE turn-off propagation delay	C <sub>L</sub> = 3 nF		14		ns			
t <sub>DLL</sub>	LGATE turn-off propagation delay	C <sub>L</sub> = 3 nF		14		ns			
t <sub>DTU</sub>	Dead time LGATE turnoff to UGATE turnon	C <sub>L</sub> = 3 nF		14		ns			
t <sub>DTL</sub>	Dead time UGATE turnoff to LGATE turnon	C <sub>L</sub> = 3 nF		14		ns			






图 6-1. Timing Diagram



# **6.7 Typical Characteristics**









图 6-8. UGATE Rise and Fall Time vs Temperature

图 6-9. LGATE Rise and Fall Time vs Temperature







图 6-10. UGATE and LGATE (Turning OFF Propagation Delays) vs Temperature

图 6-11. UGATE and LGATE (Dead Time) vs Temperature







图 6-12. UGATE Minimum Short Pulse vs Temperature

图 6-13. Bootstrap Diode Forward Voltage vs Temperature






# 7 Detailed Description

#### 7.1 Overview

The TPS28225-Q1 device features a 3-state PWM input compatible with all multi-phase controllers employing 3-state output feature. As long as the input stays within 3-state window for the 250-ns hold-off time, the driver switches both outputs low. This shutdown mode protects a load from the reversed output-voltage.

The other features include undervoltage lockout, thermal shutdown, and two-way enable/power good signal. Systems without 3-state featured controllers can use enable/power good input/output to hold both outputs low during shutting down.

### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

A. See #7.3.2.

#### 7.3 Feature Description

### 7.3.1 Undervoltage Lockout (UVLO)

The TPS28225-Q1 device incorporates an undervoltage lockout circuit that keeps the driver disabled and external power FETs in an OFF state when the input supply voltage  $V_{DD}$  is insufficient to drive external power FETs reliably. During power up, both gate drive outputs remain low until voltage  $V_{DD}$  reaches UVLO threshold, typically 3.5 V. When the UVLO threshold is reached, the condition of gate drive outputs is defined by the input PWM and EN/PG signals. During power down the UVLO threshold is set lower, typically 3 V. The 0.5-V hysteresis is selected to prevent the driver from turning ON and OFF while the input voltage crosses UVLO thresholds, especially with low slew rate. The TPS28225-Q1 has the ability to send a signal back to the system controller that the input supply voltage  $V_{DD}$  is insufficient by internally pulling down the EN/PG pin. The TPS28225-Q1 releases EN/PG pin immediately after the  $V_{DD}$  has risen above the UVLO threshold.


# 7.3.2 Output Active Low

The output active low circuit effectively keeps the gate outputs low even if the driver is not powered up. This prevents open gate conditions on the external power FETs and accidental turn ON when the main power stage supply voltage is applied before the driver is powered up. For the simplicity, the output active low circuit is shown

in the # 7.2 as the resistor connected between LGATE and GND pins with another one connected between UGATE and PHASE pins.

#### 7.3.3 Enable/Power Good

The Enable/Power Good circuit allows the TPS28225-Q1 to follow the PWM input signal when the voltage at EN/PG pin is above 2.1 V maximum. This circuit has a unique two-way communication capability. This is illustrated by 图 7-1.



Copyright © 2016, Texas Instruments Incorporated


图 7-1. Enable/Power Good Circuit

The EN/PG pin has approximately 1-k $\Omega$  internal series resistor. Pulling EN/PG high by an external  $\geq 20$ -k $\Omega$  resistor allows two-way communication between controller and driver. If the input voltage  $V_{DD}$  is below UVLO threshold or thermal shut down occurs, the internal MOSFET pulls EN/PG pin to GND through 1-k $\Omega$  resistor. The voltage across the EN/PG pin is now defined by the resistor divider comprised by the external pull up resistor, 1-k $\Omega$  internal resistor and the internal FET having 1-k $\Omega$  R<sub>DS(on)</sub>. Even if the system controller allows the driver to start by setting its own enable output transistor OFF, the driver keeps the voltage at EN/PG low. Low EN/PG signal indicates that the driver is not ready yet because the supply voltage  $V_{DD}$  is low or that the driver is in thermal shutdown mode. The system controller can arrange the delay of PWM input signals coming to the driver until the driver releases EN/PG pin. If the input voltage  $V_{DD}$  is back to normal, or the driver is cooled down below its lower thermal shutdown threshold, then the internal MOSFET releases the EN/PG pin and normal operation resumes under the external Enable signal applied to EN/PG input. Another feature includes an internal 1-M $\Omega$  resistor that pulls EN/PG pin low and disables the driver in case the system controller accidentally loses connection with the driver. This could happen if, for example, the system controller is located on a separate PCB daughter board.

The EN/PG pin can serve as the second pulse input of the driver additionally to PWM input. The delay between EN/PG and the UGATE going high, provided that PWM input is also high, is only about 30ns. If the PWM input pulses are synchronized with EN/PG input, then when PWM and EN/PG are high, the UGATE is high and LGATE is low. If both PWM and EN/PG are low, then UGATE and LGATE are both low as well. This means the driver allows operation of a synchronous buck regulator as a convertional buck regulator using the body diode of the low side power MOSFET as the freewheeling diode. This feature can be useful in some specific applications to allow startup with a pre-biased output or, to improve the efficiency of buck regulator when in power saving mode with low output current.

#### 7.3.4 3-State Input

As soon as the EN/PG pin is set high and input PWM pulses are initiated (see Note below). The dead-time control circuit ensures that there is no overlapping between UGATE and LGATE drive outputs to eliminate shoot through current through the external power FETs. Additionally to operate under periodical pulse sequencing, the TPS28225-Q1 has a self-adjustable PWM 3-state input circuit. The 3-state circuit sets both gate drive outputs low, and thus turns the external power FETs OFF if the input signal is in a high impedance state for at least 250 ns typical. At this condition, the PWM input voltage level is defined by the internal  $27-k\Omega$  to  $13-k\Omega$  resistor divider shown in the block diagram. This resistor divider forces the input voltage to move into the 3-state window. Initially the 3-state window is set between 1.0-V and 2.0-V thresholds. The lower threshold of the 3-state window is always fixed at about 1.0 V. The higher threshold is adjusted to about 75% of the input signal amplitude. The self-adjustable upper threshold allows shorter delay if the input signal enters the 3-state window while the input signal was high, thus keeping the high-side power FET in ON state just slightly longer than 250 ns time constant set by an internal 3-state timer. Both modes of operation, PWM input pulse sequencing and the 3-state condition, are illustrated in the timing diagrams shown in \begin{align\*} 6-1. The self-adjustable upper threshold allows operation in wide range amplitude of input PWM pulse signals. The waveforms in 图 7-2 and 图 7-3 illustrates the TPS28225-Q1 operation at normal and 3-state mode with the input pulse amplitudes 6 V and 2.5 V accordingly. After entering into the 3-state window and staying within the window for the hold-off time, the PWM input signal level is defined by the internal resistor divider and, depending on the input pulse amplitude, can be pulled up above the normal PWM pulse amplitude (图 7-3) or down below the normal input PWM pulse (图 7-2).






图 7-2. 6-V Amplitude PWM Pulse (TPS28225-Q1)

图 7-3. 2.5-V Amplitude PWM Pulse (TPS28225-Q1)

#### 备注


The driver sets UGATE low and LGATE high when PWM is low. When the PWM goes high, UGATE goes high and LGATE goes low.


#### 备注

Any external resistor between PWM input and GND with the value lower than 40 k $\Omega$  can interfere with the 3-state thresholds. If the driver is intended to operate in the 3-state mode, any resistor below 40 k $\Omega$  at the PWM and GND should be avoided. A resistor lower than 3.5 k $\Omega$  connected between the PWM and GND completely disables the 3-state function. In such case, the 3-state window shrinks to zero and the lower 3-state threshold becomes the boundary between the UGATE staying low and LGATE being high and vice versa depending on the PWM input signal applied. It is not necessary to use a resistor <3.5 k $\Omega$  to avoid the 3-state condition while using a controller that is 3-state capable. If the rise and fall time of the input PWM signal is shorter than 250 ns, then the driver never enter into the 3-state mode.

In the case where the low-side MOSFET of a buck converter stays on during shutdown, the 3-state feature can be fused to avoid negative resonant voltage across the output capacitor. This feature also can be used during start up with a pre-biased output in the case where pulling the output low during the startup is not allowed due to system requirements. If the system controller does not have the 3-state feature and never goes into the high-impedance state, then setting the EN/PG signal low will keep both gate drive outputs low and turn both low- and high-side MOSFETs OFF during the shut down and start up with the pre-biased output.

The self-adjustable input circuit accepts wide range of input pulse amplitudes (2 V up to 13.2 V) allowing use of a variety of controllers with different outputs including logic level. The wide PWM input voltage allows some flexibility if the driver is used in secondary side synchronous rectifier circuit. The operation of the TPS28225-Q1 with a 12-V input PWM pulse amplitude, and with  $V_{DD} = 7.2 \text{ V}$  and  $V_{DD} = 5 \text{ V}$  respectively is shown in 3.2 V and 3.2 V and 3.2 V and 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V and 3.2 V respectively is shown in 3.2 V respectively in





#### 7.3.5 Bootstrap Diode

The bootstrap diode provides the supply voltage for the UGATE driver by charging the bootstrap capacitor connected between BOOT and PHASE pins from the input voltage VDD when the low-side FET is in ON state. At the very initial stage when both power FETs are OFF, the bootstrap capacitor is precharged through this path including the PHASE pin, output inductor and large output capacitor down to GND. The forward voltage drop across the diode is only 1.0 V at bias current 100 mA. This allows quick charge restore of the bootstrap capacitor during the high-frequency operation.

#### 7.3.6 Upper and Lower Gate Drivers

The upper and lower gate drivers charge and discharge the input capacitance of the power MOSFETs to allow operation at switching frequencies up to 2 MHz. The output stage consists of a P-channel MOSFET providing source output current and an N-channel MOSFET providing sink current through the output stage. The ON state

resistances of these MOSFETs are optimized for the synchronous buck converter configuration working with low duty cycle at the nominal steady state condition. The UGATE output driver is capable of propagating PWM input pulses of less than 30-ns while still maintaining proper dead time to avoid any shoot through current conditions. The waveforms related to the narrow input PWM pulse operation are shown in  $\boxed{8}$  7-5.

#### 7.3.7 Dead-Time Control

The dead-time control circuit is critical for highest efficiency and no shoot through current operation throughout the whole duty cycle range with the different power MOSFETs. By sensing the output of driver going low, this circuit does not allow the gate drive output of another driver to go high until the first driver output falls below the specified threshold. This approach to control the dead time is called adaptive dead time. The overall dead time also includes the fixed portion to ensure that overlapping never exists. The typical dead time is around 14 ns, although it varies over the driver internal tolerances, layout and external MOSFET parasitic inductances. The proper dead time is maintained whenever the current through the output inductor of the power stage flows in the forward or reverse direction. Reverse current could happen in a buck configuration during the transients or while dynamically changing the output voltage on the fly, as some microprocessors require. Because the dead time does not depend on inductor current direction, this driver can be used both in buck and boost regulators or in any bridge configuration where the power MOSFETs are switching in a complementary manner. Keeping the dead time at short optimal level boosts efficiency by 1% to 2% depending on the switching frequency.

Large non-optimal dead time can cause duty cycle modulation of the dc-to-dc converter during the operation point where the output inductor current changes its direction right before the turn ON of the high-side MOSFET. This modulation can interfere with the controller operation and it impacts the power stage frequency response transfer function. As the result, some output ripple increase can be observed. The TPS28225-Q1 driver is designed with the short adaptive dead time having fixed delay portion that eliminates risk of the effective duty cycle modulation at the described boundary condition.

#### 7.3.8 Thermal Shutdown

If the junction temperature exceeds 160°C, the thermal shutdown circuit will pull both gate driver outputs low and thus turning both, low-side and high-side power FETs OFF. When the junction temperature of the driver cools down below 140°C after a thermal shutdown, then it resumes its normal operation and follows the PWM input and EN/PG signals from the external control circuit. While in thermal shutdown state, the internal MOSFET pulls the EN/PG pin low, thus setting a flag indicating the driver is not ready to continue normal operation. Normally the driver is located close to the MOSFETs, and this is usually the hottest spots on the PCB. Thus, the thermal shutdown feature of TPS28225-Q1 can be used as an additional protection for the whole system from overheating.

#### 7.4 Device Functional Modes

表 7-1 lists the conditions under which the LGATE and UGATE pins are asserted high or low with respect to the voltage level present at VDD, EN/PG, and PWM pins.

	V <sub>DD</sub> RISING < 3.5 V OR T <sub>J</sub> > 160°C	V <sub>DD</sub> FALLING > 3 V AND T <sub>J</sub> < 150°C					
PIN		EN/PG RISING		EN/PG FALLING > 1.0 V			
		< 1.7 V	PWM < 1 V	PWM > 1.5 V AND T <sub>RISE</sub> /T <sub>FALL</sub> < 200 ns	PWM SIGNAL SOURCE IMPEDANCE >40 k $\Omega$ FOR > 250 ns (3-STATE) <sup>(1)</sup>		
LGATE	Low	Low	High	Low	Low		
UGATE	Low	Low	Low	High	Low		
EN/PG	Low						

表 7-1. Device State Table

(1) To exit the 3-state condition, the PWM signal should go low. One Low PWM input signal followed by one High PWM input signal is required before re-entering the 3-state condition.

Copyright © 2022 Texas Instruments Incorporated

# 8 Application and Implementation

#### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。


# 8.1 Application Information

To effect fast switching of power devices and reduce associated switching power losses, a powerful MOSFET driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, MOSFET drivers are indispensable when it is impossible for the PWM controller to directly drive the MOSFETs of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. MOSFET drivers effectively combine both the level-shifting and buffer-drive functions.

MOSFET drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.


### 8.2 Typical Application

图 8-1, 图 8-2, and 图 8-3 illustrate typical implementations of the TPS28225-Q1 in step-down power supplies.



Copyright © 2016, Texas Instruments Incorporated

图 8-1. One-Phase POL Regulator



Copyright © 2016, Texas Instruments Incorporated

图 8-2. Multi-Phase Synchronous Buck Converter






图 8-3. Driver for Synchronous Rectification with Complementary Driven MOSFETs


#### 8.2.1 Design Requirements

The DC-DC converter in 8 8-4 displays the schematic of the TPS28225 in a multiphase high-current step-down power supply (only one phase is shown). This example schematic uses a single high-side MOSFET and two low-side MOSFETs the latter connected in parallel. The TPS28225 is controlled by multiphase buck DC/DC controller like TPS40090-Q1. As TPS28225 has internal shoot-through protection, only one PWM control signal is required for each channel.

The VRM example schematic is capable of driving 35 A per phase. In this example it has a nominal input voltage of 12 V within a tolerance range of  $\pm 5\%$ . The switching frequency is 500 kHz. The nominal duty cycle is 10%, therefore the low-side MOSFETs are conducting 90% of the time. By choosing lower  $R_{DS(on)}$  the conduction losses of the switching elements are minimized. The TPS28225 is controlled by multiphase buck DC/DC controller like TPS40090-Q1.

表 8-1. Design Parameters

DESIGN PARAMETER	VALUE				
Supply Voltage	12 V ± 5%				
Output Voltage	0.83 V to 1.6 V				
Frequency	500 kHz				
Efficiency	87%				
Peak-to-peak voltage on load current (0 A - 90 A)	<160 mV				



Copyright © 2016, Texas Instruments Incorporated

Additional information is available in What MOSFET Driver Can Do to Boost the Performance of VRM Design.

# 图 8-4. One of Four Phases Driven by TPS28225 Driver in 4-phase VRM Example Schematic for Efficiency Measurement

# 8.2.2 Detailed Design Procedure

The output component selection considers the requirement of a fast transient response. For output capacitors small capacitance values are chosen because of rapid changes of the output voltage. These changes also require an inductor with low inductance. Due to the small duty cycle the low-side MOSFETs conduct a long time. Two low-side MOSFETs are selected to increase both thermal performance and efficiency.

# 8.2.2.1 Switching the MOSFETs

Driving the MOSFETs efficiently at high switching frequencies requires special attention to layout and the reduction of parasitic inductances. Efforts must occur at the PCB layout level to keep the parasitic inductances as low as possible. 8-5 shows the main parasitic inductances and current flow during turning ON and OFF of the MOSFET by charging its  $C_{GS}$  gate capacitance.






图 8-5. MOSFET Drive Paths and Main Circuit Parasitics

The  $I_{SOURCE}$  current charges the gate capacitor and the  $I_{SINK}$  current discharges it. The rise and fall time of voltage across the gate defines how quickly the MOSFET can be switched. The timing parameters specified in data sheet for both upper and lower driver are shown in  $\[mathbb{R}\]$  8-6 and  $\[mathbb{R}\]$  8-7 where 3-nF load capacitor has been used for the characterization data. Based on these actual measurements, the analytical curves in  $\[mathbb{R}\]$  8-6 and  $\[mathbb{R}\]$  8-7 show the output voltage and current of upper and low side drivers during the discharging of load capacitor. The left waveforms show the voltage and current as a function of time, while the right waveforms show the relation between the voltage and current during fast switching. These waveforms show the actual switching process and its limitations because of parasitic inductances. The static  $V_{OUT}/I_{OUT}$  curves shown in many data sheets and specifications for the MOSFET drivers do not replicate actual switching condition and provide limited information for the user.




图 8-6. LGATE Turning Off Voltage and Sink Current vs Time (Related Switching Diagram [Right])

Turning Off of the MOSFET needs to be done as fast as possible to reduce switching losses. For this reason, the TPS28225-Q1 driver has very low output impedance specified as  $0.4~\Omega$  typ for lower driver and  $1~\Omega$  typ for upper driver at dc current. Assuming 8-V drive voltage and no parasitic inductances, one can expect an initial sink

www.ti.com.cn

current amplitude of 20 A and 8 A respectively for the lower and upper drivers. With pure R-C discharge circuit for the gate capacitor, the voltage and current waveforms are expected to be exponential. However, because of parasitic inductances, the actual waveforms have some ringing and the peak current for the lower driver is about 4 A and about 2.5 A for the upper driver (

8 8-6 and 
8 8-7). The overall parasitic inductance for the lower drive path is estimated as 4 nH and for the upper drive path as 6 nH. The internal parasitic inductance of the driver, which includes inductances of bonded wires and package leads, can be estimated for SOIC-8 package as 2 nH for lower gate and 4 nH for the upper gate. Use of VSON-8 package reduces the internal parasitic inductances by approximately 50%.





图 8-7. UGATE Turning Off Voltage and Sink Current vs Time (Related Switching Diagram [Right])




#### 8.2.3 Application Curves

Example is the same for the TPS28225-Q1. The efficiency in this example was achieved using TPS28225 driver with 8-V drive at different switching frequencies as in 图 8-4 is shown in 图 8-8, 图 8-9, 图 8-10, 图 8-11, and 图 8-12.



When using the same power stage in 8-4, the driver with the optimal drive voltage and optimal dead time can boost efficiency up to 5%. The optimal 8-V drive voltage versus 5-V drive contributes 2% to 3% efficiency increase and the remaining 1% to 2% can be attributed to the reduced dead time. The 7-V to 8-V drive voltage is optimal for operation at switching frequency range above 400 kHz and can be illustrated by observing typical  $R_{DS(on)}$  curves of modern FETs as a function of their gate drive voltage. This is shown in 8-13.



8-13 and 8-14 show that the  $R_{DS(on)}$  at 5-V drive is substantially larger than at 7 V and above that the  $R_{DS(on)}$  curve is almost flat. This means that moving from 5-V drive to an 8-V drive boosts the efficiency because of lower  $R_{DS(on)}$  of the MOSFETs at 8 V. Further increase of drive voltage from 8 V to 12 V only slightly decreases the conduction losses but the power dissipated inside the driver increases dramatically (by 125%). The power dissipated by the driver with 5-V, 8-V, and 12-V drive as a function of switching frequency from 400 kHz to 800 kHz. It should be noted that the 12-V driver exceeds the maximum dissipated power allowed for an SOIC-8 package even at 400-kHz switching frequency.

# 9 Power Supply Recommendations

The supply voltage range for operation is 4.5 to 8 V. The lower end of this range is governed by the undervoltage lockout thresholds. The UVLO disables the driver and keeps the power FETs OFF when  $V_{DD}$  is too low. A lows ESR ceramic decoupling capacitor in the range of 0.22  $\mu$ F to 4.7  $\mu$ F between  $V_{DD}$  and GND is recommended.

# 10 Layout


# 10.1 Layout Guidelines


To improve the switching characteristics and efficiency of a design, the following layout rules need to be followed.

- Place the driver as close as possible to the MOSFETs.
- Place the V<sub>DD</sub> and bootstrap capacitors as close as possible to the driver.
- Pay special attention to the GND trace. Use the thermal pad of the DFN-8 package as the GND by connecting it to the GND pin. The GND trace or pad from the driver goes directly to the source of the MOSFET but should not include the high current path of the main current flowing through the drain and source of the MOSFET.
- Use a similar rule for the PHASE node as for the GND.
- Use wide traces for UGATE and LGATE closely following the related PHASE and GND traces. Eighty to 100 mils width is preferable where possible.
- Use at least 2 or more vias if the MOSFET driving trace needs to be routed from one layer to another. For the GND the number of vias are determined not only by the parasitic inductance but also by the requirements for the thermal pad.
- Avoid PWM and enable traces going close to the PHASE node and pad where high dV/dT voltage can induce significant noise into the relatively high impedance leads.

It should be taken into account that poor layout can cause 3% to 5% less efficiency versus a good layout design and can even decrease the reliability of the whole system.

### 10.2 Layout Example





**Bottom View** 

Via to GND plane in middle layer Signal Via

图 10-1. Layout Example Using TPS28225-Q1

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 11 Device and Documentation Support

# 11.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation see the following:

- · High-Frequency Multiphase Controller
- What MOSFET Driver Can Do to Boost the Performance of VRM Design, Power Electronics Technology Exhibition and Conference (Miftakhutdinov 2006)

# 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document. section

#### 11.4 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.7 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2022 Texas Instruments Incorporated

www.ti.com 7-Oct-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS28225TDRBRQ1	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	PXND	Samples
TPS28225TDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	28225T	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 7-Oct-2021

#### OTHER QUALIFIED VERSIONS OF TPS28225-Q1:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

www.ti.com 7-Oct-2021

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS28225TDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 7-Oct-2021



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS28225TDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0	



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司