



Sample &

Buy







SN74LV05A

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

# SN74LV05A Hex Inverters With Open-Drain Outputs

#### 1 Features

- 2-V to 5.5-V V<sub>CC</sub> Operation
- Typical V<sub>OLP</sub> (Output Ground Bounce) < 0.8 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) > 2.3 V at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C
- Support Mixed-Mode Voltage Operation on All • Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22 ٠
  - 2500-V Human-Body Model
  - 200-V Machine Model
  - 2000-V Charged-Device Model

# 2 Applications

- **Electronic Points of Sale**
- I/O Modules: Digital PLC/DCS Inputs
- Motor Drives and Controls
- Servers
- **Network Switches**
- **Tests and Measurements**

# 3 Description

The SN74LV05A device contains six independent inverters designed for 2-V to 5.5-V V<sub>CC</sub> operation.


This device performs the Boolean function  $Y = \overline{A}$ .

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	TVSOP (14)	3.60 mm x 4.40 mm	
	SOIC (14)	8.65 mm × 3.91 mm	
SN74LV05A	SOP (14)	10.30 mm x 5.30 mm	
	SSOP (14)	6.20 mm x 5.30 mm	
	TSSOP (14)	5.00 mm x 4.40 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic 4





. .

# **Table of Contents**

9

1	reat	ures
2	Арр	lications 1
3	Des	cription 1
4		plified Schematic1
5		ision History2
6		Configuration and Functions 3
7		cifications 4
	7.1	
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics5
	7.6	Switching Characteristics, $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V} \dots 6$
	7.7	Switching Characteristics, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V} \dots 6$
	7.8	Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V \dots 6$
	7.9	Noise Characteristics 6
	7.10	- F
	7.11	Typical Characteristics 7
8	Para	ameter Measurement Information7

#### 5 Revision History

•

2

Changes from Revision I (April 2005) to Revision J

•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table,	
	Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation	
	section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and	
	Mechanical, Packaging, and Orderable Information section.	1
•	Deleted Ordering Information table.	1
	MAX operating temperature to 125°C in Recommended Operating Conditions table.	5

- 9.1 Functional Block Diagram ...... 8 9.2 9.3 11 Power Supply Recommendations ...... 10 12 Layout..... 11 12.1 Layout Guidelines ..... 11 12.2 Layout Example ..... 11 13 Device and Documentation Support ...... 11 13.1 Related Links ..... 11 13.2 Trademarks ..... 11 13.3 Electrostatic Discharge Caution ...... 11 13.4 Glossary..... 11
- 14 Mechanical, Packaging, and Orderable Information ..... 11

www.ti.com

Page



# 6 Pin Configuration and Functions

# SN74LV05A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)

1A [ 1Y ] 2A ] 3A ] 3Y ]	2 3 4 5 6	12 11 10 9	V <sub>CC</sub>   6A   6Y   5A   5Y   4A
GND	7	8	] 4Y

#### **Pin Functions**

	PIN	TYPE	DECODIDITION
NO.	NAME	ТҮРЕ	DESCRIPTION
1	1A	I	1A Input
2	1Y	0	1Y Output
3	2A	I	2A Input
4	2Y	0	2Y Output
5	3A	I	3A Input
6	3Y	0	3Y Output
7	GND	_	Ground Pin
8	4Y	0	4Y Output
9	4A	I	4A Input
10	5Y	0	5Y Output
11	5A	I	5A Input
12	6Y	0	6Y Output
13	6A	I	6A Input
14	V <sub>CC</sub>	-	Power Pin

# 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	Supply voltage range			
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
Vo	Voltage range applied to any output in the high-impe	dance or power-off state <sup>(2)</sup>	-0.5	7	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-20	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
lo	Continuous output current	$V_{O} = 0$ to $V_{CC}$		±25	mA
	Continuous current through $V_{CC}$ or GND		±50	mA	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) This value is limited to 5.5-V maximum.

# 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	2500	
V <sub>(E</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	2000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.



### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT		
V <sub>CC</sub>	Supply voltage		2	5.5	V		
		$V_{CC} = 2 V$	1.5				
		$V_{CC}$ = 2.3 V to 2.7 V	V <sub>CC</sub> × 0.7		V		
VIH	High-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$	V <sub>CC</sub> × 0.7		V		
	Supply voltage         High-level input voltage         Low-level input voltage         Input voltage         Output voltage         Low-level output current         Input transition rise or fall rate         Operating free-air temperature	$V_{CC}$ = 4.5 V to 5.5 V	V <sub>CC</sub> × 0.7				
		$V_{CC} = 2 V$		0.5			
V	High-level input voltage Low-level input voltage Input voltage Output voltage Low-level output current	$V_{CC}$ = 2.3 V to 2.7 V		$V_{CC} \times 0.3$	V		
V <sub>IH</sub> V <sub>IL</sub> V <sub>0</sub> I <sub>OL</sub>	Low-level input voltage	$V_{CC} = 3 V \text{ to } 3.6 V$		$V_{CC} \times 0.3$	v		
		$V_{CC}$ = 4.5 V to 5.5 V		$V_{CC} \times 0.3$			
VI	Input voltage		0	5.5	V		
Vo	Output voltage		0	5.5	V		
		$V_{CC} = 2 V$		50	μA		
		$V_{CC}$ = 2.3 V to 2.7 V		2			
IOL	Low-level input voltage Input voltage Output voltage Low-level output current Input transition rise or fall rate	$V_{CC} = 3 V \text{ to } 3.6 V$		6	mA		
		$V_{CC}$ = 4.5 V to 5.5 V		12			
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		200			
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 3 V$ to 3.6 V		100	ns/V		
		$V_{CC}$ = 4.5 V to 5.5 V		20			
T <sub>A</sub>	Operating free-air temperature		-40	125	°C		

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

#### 7.4 Thermal Information

		SN74LV05A							
	THERMAL METRIC <sup>(1)</sup>	D	DB	DGV	NS	PW	UNIT		
				14 PINS					
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	94.9	107.4	130.4	91.4	122.6			
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	56.3	59.9	53.4	49.0	51.3			
$R_{\theta JB}$	Junction-to-board thermal resistance	49.2	54.7	63.5	50.2	64.4	°C/W		
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	20.7	21.0	7.3	15.3	6.8			
$\psi_{JB}$	Junction-to-board characterization parameter	48.9	51.2	62.8	49.8	63.8			

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

# 7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T <sub>A</sub> = 25°C			-40°C to 8	35℃	–40°C to 125°C	
PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	MIN MAX	
	I <sub>OL</sub> = 50 μA	2 V to 5.5 V			0.1		0.1	0.1	
V <sub>OL</sub>	$I_{OL} = 2 \text{ mA}$	2.3 V			0.4		0.4	0.4	ł v
	$I_{OL} = 6 \text{ mA}$	3 V			0.44		0.44	0.44	ŀ
	I <sub>OL</sub> = 12 mA	4.5 V			0.55		0.55	0.0	6
l <sub>i</sub>	$V_1 = 5.5 V \text{ or GND}$	0 to 5.5 V			±1		±1	ť	μA
I <sub>CC</sub>	$V_I = V_{CC} \text{ or } GND, \qquad I_O = 0$	5.5			20		20	20	) μΑ
I <sub>off</sub>	$V_1 \text{ or } V_0 = 0 \text{ to } 5.5 \text{ V}$	0			5		5	ł	βµΑ
Ci	$V_{I} = V_{CC}$ or GND	3.3 V		2.5					pF

Copyright © 1998–2014, Texas Instruments Incorporated

SCLS391J-APRIL 1998-REVISED DECEMBER 2014

# 7.6 Switching Characteristics, $V_{cc} = 2.5 V \pm 0.2 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

DADAMETED	FROM	то	LOAD	T,	<sub>A</sub> = 25°C	;	-40°C to	o 85°C	-40°C to	125°C	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	^	V	C <sub>1</sub> = 15 pF		3.6 <sup>(1)</sup>	10.4 <sup>(1)</sup>	1	13	1	13.5	20
t <sub>PHL</sub>	A	I	$C_L = 15 \text{ pr}$		5.8 <sup>(1)</sup>	12.2 <sup>(1)</sup>	1	15	1	16.5	ns
t <sub>PLH</sub>	^	V			6.1	15.2	1	18	1	18.5	
t <sub>PHL</sub>	A	r	C <sub>L</sub> = 50 pF		8.1	16.6	1	19.5	1	21	ns

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 7.7 Switching Characteristics, $V_{cc}$ = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°C	;	-40°C to	o 85°C	–40°C to	125°C	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT		
t <sub>PLH</sub>	^	V	0 15 55		2.9 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1	8.5	1	9			
t <sub>PHL</sub>	A	r	T	Ι	C <sub>L</sub> = 15 pF		4 <sup>(1)</sup>	7.1 <sup>(1)</sup>	1	8.5	1	9.5	ns
t <sub>PLH</sub>	٨	V	C = 50  pF		4.7	10.6	1	12	1	12.5	-		
t <sub>PHL</sub>	A	Ť	C <sub>L</sub> = 50 pF		5.8	10.6	1	12	1	13	ns		

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 7.8 Switching Characteristics, $V_{cc} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM	то	LOAD	T,	<sub>A</sub> = 25°C	;	-40°C to	o 85°C	–40°C to	125°C	UNIT	
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
t <sub>PLH</sub>	^	V	0 15 55		2.2 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1	6.5	1	7		
t <sub>PHL</sub>	A	ř	C <sub>L</sub> = 15 pF	$C_L = 15 \text{ pr}$		2.9 <sup>(1)</sup>	5.5 <sup>(1)</sup>	1	6.5	1	7.5	ns
t <sub>PLH</sub>	^	V	C = 50  pF		3.4	7.5	1	8.5	1	9	-	
t <sub>PHL</sub>	A	r	C <sub>L</sub> = 50 pF		4.2	7.5	1	8.5	1	9.5	ns	

(1) On products compliant to MIL-PRF-38535, this parameter is not production tested.

# 7.9 Noise Characteristics<sup>(1)</sup>

 $V_{CC}$  = 3.3 V,  $C_L$  = 50 pF,  $T_A$  = 25°C

	PARAMETER	SN	174LV05A		UNIT
	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.55	0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.04	-0.8	V
V <sub>OH(V)</sub>	Quiet output, minimum dynamic V <sub>OH</sub>		3.12		V
V <sub>IH(D)</sub>	High-level dynamic input voltage	2.31			V
V <sub>IL(D)</sub>	Low-level dynamic input voltage			0.97	V

(1) Characteristics are for surface-mount packages only.


#### 7.10 Operating Characteristics

 $T_A = 25^{\circ}C$ 


	PARAMETER	TEST C	ONDITIONS	V <sub>CC</sub>	TYP	UNIT
C <sub>pd</sub>		0 50 55	6 40 MUL	3.3 V	2.5	- 5
	Power dissipation capacitance	C <sub>L</sub> = 50 pF,	f = 10 MHz	5 V	3	р⊦



## 7.11 Typical Characteristics



# 8 Parameter Measurement Information



NOTES: A. CL includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\leq$  3 ns, t<sub>f</sub>  $\leq$  3 ns.
- C. The outputs are measured one at a time, with one input transition per measurement.

#### Figure 3. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS

www.ti.com

# 9 Detailed Description

#### 9.1 Overview

The SN74LV05A device contains six independent inverters designed for 2-V to 5.5-V  $V_{CC}$  operation.

This device performs the Boolean function  $Y = \overline{A}$ .

The open-drain outputs require pull-up resistors to perform correctly and can be connected to other open-drain outputs to implement active-low, wired-OR or active-high wired-AND functions.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 9.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

### 9.3 Feature Description

- Wide operating voltage range
  - Operates from 2 V to 5.5 V
- Allows down-voltage translation
- Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when  $V_{CC}$  is 0 V

# 9.4 Device Functional Modes

#### Table 1. Function Table (Each Inverter)

INPUT A	OUTPUT Y
Н	L
L	Н



# SCLS391J – APRIL 1998 – REVISED DECEMBER 2014

# **10** Application and Implementation


#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### **10.1** Application Information

SN74LV05A is a low-drive, open-drain CMOS device that can be used for a multitude of buffer type functions. The inputs are 5.5-V tolerant and the outputs are open-drain and 5.5-V tolerant, allowing it to translate up to 5.5 V or down to any other voltage between GND and 5.5 V.

#### **10.2 Typical Application**





#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

#### 10.2.2 Detailed Design Procedure


- 1. Recommended Input Conditions
  - For rise time and fall time specifications, see  $\Delta t/\Delta V$  in the *Recommended Operating Conditions* table.
  - For specified High and low levels, see  $V_{IH}$  and  $V_{IL}$  in the *Recommended Operating Conditions* table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid  $V_{CC}$ .
- 2. Recommend Output Conditions
  - Load currents should not exceed 35 mA per output and 50 mA total for the part.

TEXAS INSTRUMENTS

www.ti.com

# Typical Application (continued)

### 10.2.3 Application Curves



# **11 Power Supply Recommendations**

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the *Recommended Operating Conditions* table.

Each V<sub>CC</sub> pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ F is recommended. If there are multiple V<sub>CC</sub> pins, 0.01  $\mu$ F or 0.022  $\mu$ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ F and 1  $\mu$ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.



# 12 Layout

#### 12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 7 are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

#### 12.2 Layout Example




Figure 7. Layout Diagram

# **13** Device and Documentation Support

#### 13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
SN74LV05A	Click here	Click here	Click here	Click here	Click here	

#### 13.2 Trademarks

All trademarks are the property of their respective owners.

#### **13.3 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 13.4 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	. ,						(6)	. ,		. ,	
SN74LV05AD	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A	Samples
SN74LV05ADGVR	ACTIVE	TVSOP	DGV	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A	Samples
SN74LV05ADR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A	Samples
SN74LV05ANSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	74LV05A	Samples
SN74LV05APW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A	Samples
SN74LV05APWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A	Samples
SN74LV05APWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LV05A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# PACKAGE OPTION ADDENDUM

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

STRUMENTS

# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV05ADGVR	TVSOP	DGV	14	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV05ADR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74LV05ANSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV05APWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV05APWT	TSSOP	PW	14	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



# PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All	dimensions are	nominal
/	annonoiono aro	nonnai

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV05ADGVR	TVSOP	DGV	14	2000	356.0	356.0	35.0
SN74LV05ADR	SOIC	D	14	2500	356.0	356.0	35.0
SN74LV05ANSR	SO	NS	14	2000	356.0	356.0	35.0
SN74LV05APWR	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74LV05APWT	TSSOP	PW	14	250	356.0	356.0	35.0

# TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

# TUBE



# - B - Alignment groove width

\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV05AD	D	SOIC	14	50	506.6	8	3940	4.32
SN74LV05APW	PW	TSSOP	14	90	530	10.2	3600	3.5

# MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

# DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated