
- Low  $r_{DS(on)} \dots 0.09 \Omega$  Typ at  $V_{GS} = -10 \text{ V}$
- 3 V Compatible
- Requires No External V<sub>CC</sub>
- **TTL and CMOS Compatible Inputs**
- $V_{GS(th)} = -1.5 \text{ V Max}$
- Available in Ultrathin TSSOP Package (PW)
- **ESD Protection Up to 2 kV per** MIL-STD-883C, Method 3015


### description


The TPS1101 is a single, low-r<sub>DS(on)</sub>, P-channel, enhancement-mode MOSFET. The device has been optimized for 3-V or 5-V power distribution in battery-powered systems by means of the Texas Instruments LinBiCMOS™ process. With a maximum V<sub>GS(th)</sub> of -1.5 V and an I<sub>DSS</sub> of only 0.5 μA, the TPS1101 is the ideal high-side switch for low-voltage, portable battery-management systems where maximizing battery life is a primary concern. The low r<sub>DS(on)</sub> and excellent ac characteristics (rise time 5.5 ns typical) of the TPS1101 make it the logical choice for low-voltage switching applications such as power switches for pulse-width-modulated (PWM) controllers or motor/bridge drivers.

The ultrathin thin shrink small-outline package or TSSOP (PW) version fits in height-restricted places where other P-channel MOSFETs cannot. The size advantage is especially important where board height restrictions do not allow for an small-outline integrated circuit (SOIC) package. Such applications include notebook computers, personal digital assistants (PDAs), cellular



**D PACKAGE** 





NC - No internal connection

telephones, and PCMCIA cards. For existing designs, the D-packaged version has a pinout common with other P-channel MOSFETs in SOIC packages.

### **AVAILABLE OPTIONS**

	PACKAGED	DEVICES†	CHIP FORM
ТЈ	SMALL OUTLINE (D)	TSSOP (PW)	(Y)
-40°C to 150°C	TPS1101D	TPS1101PWLE	TPS1101Y

<sup>&</sup>lt;sup>†</sup>The D package is available taped and reeled. Add an R suffix to device type (e.g., TPS1101DR). The PW package is only available left-end taped and reeled (indicated by the LE suffix on the device type; e.g., TPS1101PWLE). The chip form is tested at 25°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinBiCMOS is a trademark of Texas Instruments Incorporated




### schematic



NOTE A: For all applications, all source terminals should be connected and all drain terminals should be connected.

### **TPS1101Y** chip information

This chip, when properly assembled, displays characteristics similar to the TPS1101. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





SLVS079C - DECEMBER 1993 - REVISED AUGUST 1995

### absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

					UNIT		
Drain-to-source voltage, V <sub>DS</sub>				- 15	V		
Gate-to-source voltage, VGS				2 or – 15	V		
		Dipookogo	T <sub>A</sub> = 25°C	±0.62			
	V 27V	D package	T <sub>A</sub> = 125°C	±0.39			
	$V_{GS} = -2.7 \text{ V}$	PW package	T <sub>A</sub> = 25°C	±0.61			
		P vv package	T <sub>A</sub> = 125°C	±0.38			
		D package	T <sub>A</sub> = 25°C	±0.88			
	Vaa - 3.V	D package	T <sub>A</sub> = 125°C	±0.47			
	V <sub>G</sub> S = −3 V	PW package	T <sub>A</sub> = 25°C	±0.86			
Continuous drain current (T <sub>J</sub> = 150°C), I <sub>D</sub> ‡			T <sub>A</sub> = 125°C	±0.45	Α		
	V <sub>GS</sub> = -4.5 V	D package	T <sub>A</sub> = 25°C	±1.52	A		
			T <sub>A</sub> = 125°C	±0.71			
		PW package	T <sub>A</sub> = 25°C	±1.44			
			T <sub>A</sub> = 125°C	±0.67			
	V 40 V	D package	T <sub>A</sub> = 25°C	±2.30			
			T <sub>A</sub> = 125°C	±1.04			
	V <sub>GS</sub> = -10 V	PW package	T <sub>A</sub> = 25°C	±2.18			
		F vv package	T <sub>A</sub> = 125°C	±0.98			
Pulsed drain current, ID <sup>‡</sup>			T <sub>A</sub> = 25°C	±10	Α		
Continuous source current (diode conduction), I <sub>S</sub> T <sub>A</sub> = 25°C							
Storage temperature range, T <sub>stg</sub> -55 to 150							
Operating junction temperature range, T <sub>J</sub> -40 to 150							
Operating free-air temperature range, T <sub>A</sub> -40 to 12							
Lead temperature 1,6 mm (1/16 inch) from c	260	°C					

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR <sup>‡</sup> ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING	T <sub>A</sub> = 125°C POWER RATING
D	791 mW	6.33 mW/°C	506 mW	411 mW	158 mW
PW	710 mW	5.68 mW/°C	454 mW	369 mW	142 mW

<sup>‡</sup> Maximum values are calculated using a derating factor based on  $R_{\theta JA} = 158^{\circ}\text{C/W}$  for the D package and  $R_{\theta JA} = 176^{\circ}\text{C/W}$  for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.



<sup>‡</sup> Maximum values are calculated using a derating factor based on R<sub>θJA</sub> = 158°C/W for the D package and R<sub>θJA</sub> = 176°C/W for the PW package. These devices are mounted on an FR4 board with no special thermal considerations.

# TPS1101, TPS1101Y SINGLE P-CHANNEL ENHANCEMENT-MODE MOSFETS

SLVS079C - DECEMBER 1993 - REVISED AUGUST 1995

### electrical characteristics at $T_J = 25^{\circ}C$ (unless otherwise noted)

### static


	PARAMETER	TES	T CONDITION	vic.	-	TPS1101		T	PS1101Y	′	UNIT	
	PARAMETER	IES	CONDITIO	NO	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
V <sub>GS(th)</sub>	Gate-to-source threshold voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = -250 μA		-1	-1.25	-1.5		-1.25		V	
V <sub>SD</sub>	Source-to-drain voltage (diode-forward voltage)†	$I_S = -1 \text{ A}, \qquad V_{GS} = 0 \text{ V}$			-1.04			-1.04		V		
IGSS	Reverse gate current, drain short circuited to source	V <sub>DS</sub> = 0 V,	V <sub>GS</sub> = -12 V				±100				nA	
Inno	Zero-gate-voltage drain	V <sub>DS</sub> = -12 V,	\/oo = 0 \/	T <sub>J</sub> = 25°C			-0.5					
IDSS	current	VDS = -12 v,	VGS = 0 V	T <sub>J</sub> = 125°C			-10			μΑ		
		$V_{GS} = -10 \text{ V}$	$I_D = -2.5 A$			90			90			
	Static drain-to-source	$V_{GS} = -4.5 \text{ V}$	$I_D = -1.5 A$			134	190		134		mΩ	
rDS(on)	on-state resistance†	$V_{GS} = -3 V$	I- 0.5 A			198	310		198		11122	
		$V_{GS} = -2.7 \text{ V}$	$I_D = -0.5 \text{ A}$			232	400		232			
9fs	Forward transconductance†	$V_{DS} = -10 \text{ V},$	I <sub>D</sub> = -2 A			4.3			4.3	·	S	

<sup>†</sup> Pulse test: pulse duration ≤ 300 μs, duty cycle ≤ 2%

### dynamic

	DADAMETED		TECT CONDITIONS		TPS11	UNIT		
PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNII	
Qg	Total gate charge					11.25		
Qgs	Gate-to-source charge	$V_{DS} = -10 \text{ V},$	$V_{GS} = -10 V$ ,	$I_{D} = -1 A$		1.5		nC
Q <sub>gd</sub>	Gate-to-drain charge	1				2.6		
td(on)	Turn-on delay time		$R_L = 10 \Omega$ , See Figures 1 and 2	I <sub>D</sub> = -1 A,		6.5		ns
td(off)	Turn-off delay time	$V_{DD} = -10 \text{ V},$				19		ns
t <sub>r</sub>	Rise time	$R_G = 6 \Omega$				5.5		
t <sub>f</sub>	Fall time					13		ns
trr(SD)	Source-to-drain reverse recovery time	$I_F = 5.3 A$ ,	di/dt = 100 A/μs			16		

### PARAMETER MEASUREMENT INFORMATION



**Figure 1. Switching-Time Test Circuit** 

Figure 2. Switching-Time Waveforms


### **TYPICAL CHARACTERISTICS**

### **Table of Graphs**

		FIGURE
Drain current	vs Drain-to-source voltage	3
Drain current	vs Gate-to-source voltage	4
Static drain-to-source on-state resistance	vs Drain current	5
Capacitance	vs Drain-to-source voltage	6
Static drain-to-source on-state resistance (normalized)	vs Junction temperature	7
Source-to-drain diode current	vs Source-to-drain voltage	8
Static drain-to-source on-state resistance	vs Gate-to-source voltage	9
Gate-to-source threshold voltage	vs Junction temperature	10
Gate-to-source voltage	vs Gate charge	11





### **TYPICAL CHARACTERISTICS**



### **DRAIN CURRENT GATE-TO-SOURCE VOLTAGE** - 10 $V_{DS} = -10 \text{ V}$ T<sub>J</sub> = 25°C -8 $T_J = -40^{\circ}C$ TJ = 150°C - 6 - 4 - 2 0 -2 - 5 V<sub>GS</sub> – Gate-to-Source Voltage – V Figure 4

### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE






$$\begin{tabular}{lll} & \begin{tabular}{lll} & \begin{tabular}{lll$$

Figure 6

### TYPICAL CHARACTERISTICS


### STATIC DRAIN-TO-SOURCE **ON-STATE RESISTANCE (NORMALIZED)**

### JUNCTION TEMPERATURE




## **SOURCE-TO-DRAIN DIODE CURRENT**





### STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE



### **GATE-TO-SOURCE THRESHOLD VOLTAGE**




Figure 10

### TYPICAL CHARACTERISTICS

### GATE-TO-SOURCE VOLTAGE vs GATE CHARGE





Figure 11

### THERMAL INFORMATION

### **DRAIN CURRENT** vs **DRAIN-TO-SOURCE VOLTAGE** - 100 Single Pulse See Note A - 10 0.001 sI<sub>D</sub> – Drain Current – A 0.01 s 0.1 s1 s 10 s - 0.1 DC T<sub>J</sub> = 150°C TA = 25°C -0.01- 0.1 - 10 - 100 V<sub>DS</sub> - Drain-to-Source Voltage - V NOTE A: Values are for the D package and are

FR4-board-mounted only.

Figure 12



NOTE A: Values are for the D package and are FR4-board-mounted only.

0.01

Figure 13

0.1

tw - Pulse Duration - s

### **APPLICATION INFORMATION**

0.1

0.001




Figure 14. Notebook Load Management




Figure 15. Cellular Phone Output Drive



10



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS1101D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		1101	Samples
TPS1101DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		1101	Samples
TPS1101PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		PS1101	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



### **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width								
В0	Dimension designed to accommodate the component length								
K0	Dimension designed to accommodate the component thickness								
W	Overall width of the carrier tape								
P1	Pitch between successive cavity centers								

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

	Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS1101DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
L	TPS1101PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1101DR	SOIC	D	8	2500	340.5	336.1	25.0
TPS1101PWR	TSSOP	PW	16	2000	356.0	356.0	35.0

### **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

### **TUBE**



### \*All dimensions are nominal

Device Package Name		Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
TPS1101D	D	SOIC	8	75	507	8	3940	4.32	

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated