

EMC 性能优异的 ISO7710-Q1 高速单通道增强型数字隔离器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 标准的下列结果:
 - 器件温度 1 级: -40°C 至 +125°C 的环境运行温度范围
 - 器件 HBM ESD 分类等级 3A
 - 器件 CDM ESD 分类等级 C6
- 信号传输速率: 高达 100Mbps
- 宽电源电压范围: 2.25V 至 5.5V
- 2.25V 至 5.5V 电平转换
- 默认输出高电平和低电平选项
- 低功耗,
1Mbps 时的电流典型值为 1.7mA
- 低传播延迟: 典型值为 11ns
(由 5V 电源供电)
- 高 CMTI: $\pm 100\text{kV}/\mu\text{s}$ (典型值)
- 优异的电磁兼容性 (EMC)
 - 系统级 ESD、EFT 和浪涌抗扰性
 - 低辐射
- 隔离栅寿命: > 40 年
- 宽体小外形尺寸集成电路 (SOIC) (DW-16) 和窄体小外形尺寸集成电路 (SOIC) (D-8) 封装选项
- 安全及管理批准:
 - VDE 增强型隔离, 符合 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 标准
 - UL 1577 组件认证计划
 - CSA 组件验收通知
5A、IEC 60950-1 和 IEC 60601-1 终端设备标准
 - 符合 GB4943.1-2011 的 CQC 认证
 - 符合 EN 60950-1 和 EN 61010-1 的 TUV 认证
 - 完成 DW-16 封装的 VDE、UL、CSA 和 TUV 认证; 已规划其他所有认证

2 应用

- 混合动力电动汽车
- 电机控制
- 电源
- 光伏逆变器

3 说明

ISO7710-Q1 器件是一款高性能单通道数字隔离器, 可提供符合 UL 1577 的 5000V_{RMS} (DW 封装) 和 3000V_{RMS} (D 封装) 隔离额定值。此器件还通过了 VDE、TUV、CSA 和 CQC 认证。

在隔离互补金属氧化物半导体 (CMOS) 或者低电压互补金属氧化物半导体 (LVCMOS) 数字 I/O 的同时, ISO7710-Q1 器件还可提供高电磁抗扰度和低辐射, 同时具备低功耗特性。隔离通道具有逻辑输入和输出缓冲器, 二者通过二氧化硅 (SiO_2) 绝缘栅相隔离。如果输入功率或信号出现损失, 不带后缀 F 的器件默认输出高电平, 带后缀 F 的器件默认输出低电平。更多详细信息, 请参见。


与隔离式电源结合使用时, 该器件有助于防止数据总线或者其他电路中的噪声电流进入本地接地, 进而干扰或损坏敏感电路。凭借创新型芯片设计和布线技术, ISO7710-Q1 器件的电磁兼容性得到了显著增强, 可缓解系统级 ESD、EFT 和浪涌问题并符合辐射标准。ISO7710-Q1 器件可提供 16 引脚 SOIC 宽体 (DW) 和 8 引脚 SOIC 窄体 (D) 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
ISO7710-Q1	SOIC (D)	4.90mm x 3.91mm
	SOIC (DW)	10.30mm x 7.50mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

简化原理图



Copyright © 2016, Texas Instruments Incorporated



本文档旨在为方便起见, 提供有关 TI 产品中文版本的信息, 以确认产品的概要。有关适用的官方英文版本的最新信息, 请访问 www.ti.com, 其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前, 请务必参考最新版本的英文版本。

English Data Sheet: SLLSEU2

目 录


1 特性	1	6.19 Typical Characteristics	13
2 应用	1	7 Parameter Measurement Information	14
3 说明	1	8 Detailed Description	15
4 修订历史记录	2	8.1 Overview	15
5 Pin Configuration and Functions	3	8.2 Functional Block Diagram	15
6 Specifications	4	8.3 Feature Description	16
6.1 Absolute Maximum Ratings	4	8.4 Device Functional Modes	17
6.2 ESD Ratings	4	9 Application and Implementation	18
6.3 Recommended Operating Conditions	4	9.1 Application Information	18
6.4 Thermal Information	5	9.2 Typical Application	18
6.5 Power Ratings	5	10 Power Supply Recommendations	20
6.6 Insulation Specifications	6	11 Layout	20
6.7 Safety-Related Certifications	7	11.1 Layout Guidelines	20
6.8 Safety Limiting Values	7	11.2 Layout Example	20
6.9 Electrical Characteristics—5-V Supply	8	12 器件和文档支持	21
6.10 Supply Current Characteristics—5-V Supply	8	12.1 文档支持	21
6.11 Electrical Characteristics—3.3-V Supply	9	12.2 相关链接	21
6.12 Supply Current Characteristics—3.3-V Supply	9	12.3 接收文档更新通知	21
6.13 Electrical Characteristics—2.5-V Supply	10	12.4 社区资源	21
6.14 Supply Current Characteristics—2.5-V Supply	10	12.5 商标	21
6.15 Switching Characteristics—5-V Supply	11	12.6 静电放电警告	21
6.16 Switching Characteristics—3.3-V Supply	11	12.7 术语表	21
6.17 Switching Characteristics—2.5-V Supply	11	13 机械、封装和可订购信息	21
6.18 Insulation Characteristics Curves	12		

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2017 年 3 月	*	初始发行版。

5 Pin Configuration and Functions



Pin Functions

NAME	PIN		I/O	DESCRIPTION		
	NO.					
	DW	D				
V _{CC1}	3	1, 3	—	Power supply, V _{CC1}		
V _{CC2}	14	8	—	Power supply, V _{CC2}		
GND1	1, 7	4	—	Ground connection for V _{CC1}		
GND2	9, 16	5	—	Ground connection for V _{CC2}		
IN	4	2	I	Input channel		
OUT	13	6	O	Output channel		
NC	2, 5, 6, 8, 10, 11, 12, 15	7	—	Not connect pin; it has no internal connection		

6 Specifications

6.1 Absolute Maximum Ratings

See ⁽¹⁾

		MIN	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage ⁽²⁾	-0.5	6	V
V	Voltage at IN, OUT	-0.5	V _{CC} + 0.5 ⁽³⁾	V
I _O	Output Current	-15	15	mA
T _J	Junction temperature		150	°C
T _{STG}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±6000
		Charged-device model (CDM), per AEC Q100-011	±1500

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage	2.25		5.5	V
V _{CC(UVLO+)}	UVLO threshold when supply voltage is rising		2	2.25	V
V _{CC(UVLO-)}	UVLO threshold when supply voltage is falling	1.7	1.8		V
V _{HYS(UVLO)}	Supply voltage UVLO hysteresis	100	200		mV
I _{OH}	High-level output current	V _{CC2} = 5 V	-4		mA
		V _{CC2} = 3.3 V	-2		
		V _{CC2} = 2.5 V	-1		
I _{OL}	Low-level output current	V _{CC2} = 5 V		4	mA
		V _{CC2} = 3.3 V		2	
		V _{CC2} = 2.5 V		1	
V _{IH}	High-level input voltage	0.7 × V _{CC1}		V _{CC1}	V
V _{IL}	Low-level input voltage	0	0.3 × V _{CC1}		V
DR	Signaling rate	0	100		Mbps
T _A	Ambient temperature	-40	25	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	ISO7710-Q1		UNIT
	DW (SOIC)	D (SOIC)	
	(16-Pin)	(8-Pin)	
R _{θJA} Junction-to-ambient thermal resistance	94.4	146.1	°C/W
R _{θJC(top)} Junction-to-case(top) thermal resistance	57.3	63.1	°C/W
R _{θJB} Junction-to-board thermal resistance	57.1	80.0	°C/W
Ψ _{JT} Junction-to-top characterization parameter	40.0	9.6	°C/W
Ψ _{JB} Junction-to-board characterization parameter	56.8	79.0	°C/W
R _{θJC(bottom)} Junction-to-case(bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Power Ratings

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
P _D Maximum power dissipation	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L = 15 pF, input a 50 MHz 50% duty cycle square wave			50	mW
P _{D1} Maximum power dissipation by side-1	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L = 15 pF, input a 50 MHz 50% duty cycle square wave			12.5	mW
P _{D2} Maximum power dissipation by side-2	V _{CC1} = V _{CC2} = 5.5 V, T _J = 150°C, C _L = 15 pF, input a 50 MHz 50% duty cycle square wave			37.5	mW

6.6 Insulation Specifications

PARAMETER	TEST CONDITIONS	VALUE		UNIT		
		DW-16	D-8			
CLR External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	8	4	mm		
CPG External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	8	4	mm		
DTI Distance through the insulation	Minimum internal gap (internal clearance)	21	21	μm		
CTI Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V		
Material group	According to IEC 60664-1	I	I			
Overvoltage category per IEC 60664-1	Rated mains voltage $\leq 150 \text{ V}_{\text{RMS}}$	I-IV	I-IV			
	Rated mains voltage $\leq 300 \text{ V}_{\text{RMS}}$	I-IV	I-III			
	Rated mains voltage $\leq 600 \text{ V}_{\text{RMS}}$	I-IV	n/a			
	Rated mains voltage $\leq 1000 \text{ V}_{\text{RMS}}$	I-III	n/a			
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12⁽²⁾						
V_{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1414	637	V_{PK}	
V_{IOWM}	Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDDB) test	1000	450	V_{RMS}	
		DC voltage	1414	637	V_{DC}	
V_{IOTM}	Maximum transient isolation voltage	$V_{\text{TEST}} = V_{\text{IOTM}}$ $t = 60 \text{ s}$ (qualification) $t = 1 \text{ s}$ (100% production)	8000	4242	V_{PK}	
V_{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 60065, 1.2/50 μs waveform, $V_{\text{TEST}} = 1.6 \times V_{\text{IOSM}}$ (qualification)	8000	5000	V_{PK}	
q_{pd}	Apparent charge ⁽⁴⁾	Method a, After Input/Output safety test subgroup 2/3, $V_{\text{ini}} = V_{\text{IOTM}}$, $t_{\text{ini}} = 60 \text{ s}$; $V_{\text{pd(m)}} = 1.2 \times V_{\text{IORM}}$, $t_m = 10 \text{ s}$	≤ 5	≤ 5	pC	
		Method a, After environmental tests subgroup 1, $V_{\text{ini}} = V_{\text{IOTM}}$, $t_{\text{ini}} = 60 \text{ s}$; $V_{\text{pd(m)}} = 1.6 \times V_{\text{IORM}}$, $t_m = 10 \text{ s}$	≤ 5	≤ 5		
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{\text{ini}} = V_{\text{IOTM}}$, $t_{\text{ini}} = 1 \text{ s}$; $V_{\text{pd(m)}} = 1.875 \times V_{\text{IORM}}$, $t_m = 1 \text{ s}$	≤ 5	≤ 5		
C_{IO}	Barrier capacitance, input to output ⁽⁵⁾	$V_{\text{IO}} = 0.4 \times \sin(2\pi ft)$, $f = 1 \text{ MHz}$	~ 0.4	~ 0.4	pF	
R_{IO}	Isolation resistance ⁽⁵⁾	$V_{\text{IO}} = 500 \text{ V}$, $T_A = 25^\circ\text{C}$	$>10^{12}$	$>10^{12}$	Ω	
		$V_{\text{IO}} = 500 \text{ V}$, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$	$>10^{11}$	$>10^{11}$		
		$V_{\text{IO}} = 500 \text{ V}$ at $T_S = 150^\circ\text{C}$	$>10^9$	$>10^9$		
Pollution degree			2	2		
Climatic category			55/125/21	55/125/21		
UL 1577						
V_{ISO}	Withstanding isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}}$, $t = 60 \text{ s}$ (qualification); $V_{\text{TEST}} = 1.2 \times V_{\text{ISO}}$, $t = 1 \text{ s}$ (100% production)	5000	3000	V_{RMS}	

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device.

6.7 Safety-Related Certifications

VDE, CSA, UL and TUV certifications for DW-16 package are complete; All other certifications are planned.

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12	Certified under CSA Component Acceptance Notice 5A, IEC 60950-1, and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013
Maximum transient isolation voltage, 8000 V_{PK} (DW-16, Reinforced) and 4242 V_{PK} (D-8); Maximum repetitive peak isolation voltage, 1414 V_{PK} (DW-16, Reinforced) and 637 V_{PK} (D-8); Maximum surge isolation voltage, 8000 V_{PK} (DW-16, Reinforced) and 5000 V_{PK} (D-8)	Reinforced insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed., 800 V_{RMS} (DW-16) and 400 V_{RMS} (D-8) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V_{RMS} (DW-16) max working voltage	DW-16: Single protection, 5000 V_{RMS} ; D-8: Single protection, 3000 V_{RMS}	DW-16: Reinforced Insulation, Altitude \leq 5000 m, Tropical Climate, 400 V_{RMS} maximum working voltage; D-8: Basic Insulation, Altitude \leq 5000 m, Tropical Climate, 250 V_{RMS} maximum working voltage	5000 V_{RMS} (DW-16) and 3000 V_{RMS} (D-8) Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 V_{RMS} (DW-16) and 300 V_{RMS} (D-8) 5000 V_{RMS} (DW-16) and 3000 V_{RMS} (D-8) Reinforced insulation per EN 60950-1:2006/A11:2009/A1:2010/A12:2011/A2:2013 up to working voltage of 800 V_{RMS} (DW-16) and 400 V_{RMS} (D-8)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certification Planned	Client ID number: 77311

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-16 Package					
I_S Safety input, output, or supply current	$R_{0JA} = 94.4 \text{ }^{\circ}\text{C/W}$, $V_I = 5.5 \text{ V}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$, see Figure 1			241	mA
	$R_{0JA} = 94.4 \text{ }^{\circ}\text{C/W}$, $V_I = 3.6 \text{ V}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$, see Figure 1			368	
	$R_{0JA} = 94.4 \text{ }^{\circ}\text{C/W}$, $V_I = 2.75 \text{ V}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$, see Figure 1			482	
P_S Safety input, output, or total power	$R_{0JA} = 94.4 \text{ }^{\circ}\text{C/W}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$, see Figure 2			1324	mW
T_S Maximum safety temperature				150	°C
D-8 Package					
I_S Safety input, output, or supply current	$R_{0JA} = 146.1 \text{ }^{\circ}\text{C/W}$, $V_I = 5.5 \text{ V}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$, see Figure 3			156	mA
	$R_{0JA} = 146.1 \text{ }^{\circ}\text{C/W}$, $V_I = 3.6 \text{ V}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$, see Figure 3			238	
	$R_{0JA} = 146.1 \text{ }^{\circ}\text{C/W}$, $V_I = 2.75 \text{ V}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$, see Figure 3			311	
P_S Safety input, output, or total power	$R_{0JA} = 146.1 \text{ }^{\circ}\text{C/W}$, $T_J = 150\text{ }^{\circ}\text{C}$, $T_A = 25\text{ }^{\circ}\text{C}$, see Figure 4			856	mW
T_S Maximum safety temperature				150	°C

The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed on a High-K test board for leaded surface mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.

6.9 Electrical Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage $I_{OH} = -4 \text{ mA}$; see Figure 11	$V_{CC2} - 0.4$	4.8		V
V_{OL}	Low-level output voltage $I_{OL} = 4 \text{ mA}$; see Figure 11		0.2	0.4	V
$V_{IT+(IN)}$	Rising input threshold voltage		$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$	V
V_{IHYS}	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$	V
I_{IH}	High-level input current $V_{IH} = V_{CC1}$ at IN			10	μA
I_{IL}	Low-level input current $V_{IL} = 0 \text{ V}$ at IN		-10		μA
CMTI	Common-mode transient immunity $V_I = V_{CC1}$ or 0 V, $V_{CM} = 1200 \text{ V}$; see Figure 13	85	100		$\text{kV}/\mu\text{s}$
C_I	Input Capacitance ⁽¹⁾ $V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1 \text{ MHz}$, $V_{CC} = 5 \text{ V}$		2		pF

(1) Measured from input pin to ground.

6.10 Supply Current Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0 \text{ V}$ (ISO7710-Q1 with F suffix)	I_{CC1}	0.5	0.8		mA
		I_{CC2}	0.6	1		
	$V_I = 0 \text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)	I_{CC1}	1.6	2.5		
		I_{CC2}	0.6	1		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	1 Mbps	I_{CC1}	1.1	1.5	mA
			I_{CC2}	0.6	1.1	
		10 Mbps	I_{CC1}	1.1	1.6	
			I_{CC2}	1.1	1.6	
		100 Mbps	I_{CC1}	1.4	2	
			I_{CC2}	5.9	7	

6.11 Electrical Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage $I_{OH} = -2 \text{ mA}$; see Figure 11	$V_{CC2} - 0.3$	3.2		V
V_{OL}	Low-level output voltage $I_{OL} = 2 \text{ mA}$; see Figure 11		0.1	0.3	V
$V_{IT+(IN)}$	Rising input voltage threshold		$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input voltage threshold		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$	V
V_{IHYS}	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$	V
I_{IH}	High-level input current $V_I = V_{CC1}$ at IN			10	μA
I_{IL}	Low-level input current $V_I = 0 \text{ V}$ at IN	-10			μA
CMTI	Common-mode transient immunity $V_I = V_{CC1}$ or 0 V, $V_{CM} = 1200 \text{ V}$; see Figure 13	85	100		kV/ μs

6.12 Supply Current Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0 \text{ V}$ (ISO7710-Q1 with F suffix)	I_{CC1}		0.5	0.8	mA
		I_{CC2}		0.6	1	
	$V_I = 0 \text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)	I_{CC1}		1.6	2.5	
		I_{CC2}		0.6	1	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	1 Mbps	I_{CC1}		1.1	1.5
			I_{CC2}		0.6	1
		10 Mbps	I_{CC1}		1	1.6
			I_{CC2}		1.1	1.4
		100 Mbps	I_{CC1}		1.3	1.8
			I_{CC2}		4.3	5.3

6.13 Electrical Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage $I_{OH} = -1 \text{ mA}$; see Figure 11	$V_{CC2} - 0.2$	2.45		V
V_{OL}	Low-level output voltage $I_{OL} = 1 \text{ mA}$; see Figure 11		0.05	0.2	V
$V_{IT+(IN)}$	Rising input voltage threshold		$0.6 \times V_{CC1}$	$0.7 \times V_{CC1}$	V
$V_{IT-(IN)}$	Falling input voltage threshold		$0.3 \times V_{CC1}$	$0.4 \times V_{CC1}$	V
V_{IHYS}	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$	$0.2 \times V_{CC1}$	V
I_{IH}	High-level input current $V_{IH} = V_{CC1}$ at IN			10	μA
I_{IL}	Low-level input current $V_{IL} = 0 \text{ V}$ at IN		-10		μA
CMTI	Common-mode transient immunity $V_I = V_{CC1}$ or 0 V, $V_{CM} = 1200 \text{ V}$; see Figure 13	85	100		kV/ μs

6.14 Supply Current Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7710-Q1), $V_I = 0 \text{ V}$ (ISO7710-Q1 with F suffix)	I_{CC1}		0.5	0.8	mA
		I_{CC2}		0.6	1	
	$V_I = 0 \text{ V}$ (ISO7710-Q1), $V_I = V_{CC1}$ (ISO7710-Q1 with F suffix)	I_{CC1}		1.6	2.5	
		I_{CC2}		0.6	1	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	1 Mbps	I_{CC1}		1.1	1.5
			I_{CC2}		0.6	1
		10 Mbps	I_{CC1}		1.1	1.5
			I_{CC2}		0.9	1.4
		100 Mbps	I_{CC1}		1.2	1.6
			I_{CC2}		3.4	4.4

6.15 Switching Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time See Figure 11	6	11	16	ns
PWD		0.6	0.6	4.9	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽²⁾ See Figure 11			4.5	ns
t_r		1.8	1.8	3.9	ns
t_f		1.9	1.9	3.9	ns
t_{DO}	Default output delay time from input power loss Measured from the time V_{CC1} goes below 1.7 V. See Figure 12	0.1	0.1	0.3	μs
t_{ie}	$2^{16} - 1$ PRBS data at 100 Mbps	1	1		ns

(1) Also known as pulse skew.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.16 Switching Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time See Figure 11	6	11	16	ns
PWD		0.1	0.1	5	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽²⁾ See Figure 11			4.5	ns
t_r		0.7	0.7	3	ns
t_f		0.7	0.7	3	ns
t_{DO}	Default output delay time from input power loss Measured from the time V_{CC1} goes below 1.7 V. See Figure 12	0.1	0.1	0.3	μs
t_{ie}	$2^{16} - 1$ PRBS data at 100 Mbps	1	1		ns

(1) Also known as pulse skew.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.17 Switching Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time See Figure 11	7.5	12	18.5	ns
PWD		0.2	0.2	5.1	ns
$t_{sk(pp)}$	Part-to-part skew time ⁽²⁾ See Figure 11			4.6	ns
t_r		1	1	3.5	ns
t_f		1	1	3.5	ns
t_{DO}	Default output delay time from input power loss Measured from the time V_{CC1} goes below 1.7 V. See Figure 12	0.1	0.1	0.3	μs
t_{ie}	$2^{16} - 1$ PRBS data at 100 Mbps	1	1		ns

(1) Also known as pulse skew.

(2) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.18 Insulation Characteristics Curves




Figure 1. Thermal Derating Curve for Limiting Current per VDE for DW-16 Package




Figure 2. Thermal Derating Curve for Limiting Power per VDE for DW-16 Package




Figure 3. Thermal Derating Curve for Limiting Current per VDE for D-8 Package




Figure 4. Thermal Derating Curve for Limiting Power per VDE for D-8 Package

6.19 Typical Characteristics




Figure 5. ISO7710-Q1 Supply Current vs Data Rate (With 15 pF Load)




Figure 6. ISO7710-Q1 Supply Current vs Data Rate (With No Load)




Figure 7. High-Level Output Voltage vs High-level Output Current




Figure 8. Low-Level Output Voltage vs Low-Level Output Current




Figure 9. Power Supply Undervoltage Threshold vs Free-Air Temperature






Figure 10. Propagation Delay Time vs Free-Air Temperature

7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_0 = 50 \Omega$. At the input, 50 Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 11. Switching Characteristics Test Circuit and Voltage Waveforms



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 12. Default Output Delay Time Test Circuit and Voltage Waveforms



- A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 13. Common-Mode Transient Immunity Test Circuit

8 Detailed Description

8.1 Overview

The ISO7710-Q1 device has an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The device also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, [Figure 14](#), shows a functional block diagram of a typical channel.

8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

Figure 14. Conceptual Block Diagram of a Digital Capacitive Isolator

[Figure 15](#) shows a conceptual detail of how the OOK scheme works.




Figure 15. On-Off Keying (OOK) Based Modulation Scheme

8.3 Feature Description

The ISO7710-Q1 device is available in two default output state options to enable a variety of application uses. [Table 1](#) lists the device features.

Table 1. Device Features

PART NUMBER	MAXIMUM DATA RATE	CHANNEL DIRECTION	DEFAULT OUTPUT STATE	PACKAGE	RATED ISOLATION ⁽¹⁾
ISO7710-Q1	100 Mbps	1 Forward, 0 Reverse	High	DW-16	5000 V _{RMS} / 8000 V _{PK}
				D-8	3000 V _{RMS} / 4242 V _{PK}
ISO7710-Q1 with F suffix	100 Mbps	1 Forward, 0 Reverse	Low	DW-16	5000 V _{RMS} / 8000 V _{PK}
				D-8	3000 V _{RMS} / 4242 V _{PK}

(1) See the [Safety-Related Certifications](#) section for detailed isolation ratings.

8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO7710-Q1 device incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

8.4 Device Functional Modes

Table 2 lists the functional modes of ISO7710-Q1 device.

Table 2. Function Table⁽¹⁾

V _{CC1}	V _{CC2}	INPUT (IN) ⁽²⁾	OUTPUT (OUT)	COMMENTS
PU	PU	H	H	Normal Operation: A channel output assumes the logic state of its input.
		L	L	
		Open	Default	Default mode: When IN is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO7710-Q1 and <i>Low</i> for ISO7710-Q1 with F suffix.
PD	PU	X	Default	Default mode: When V _{CC1} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO7710-Q1 and <i>Low</i> for ISO7710-Q1 with F suffix. When V _{CC1} transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When V _{CC1} transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	Undetermined	When V _{CC2} is unpowered, a channel output is undetermined ⁽³⁾ . When V _{CC2} transitions from unpowered to powered-up, a channel output assumes the logic state of its input

(1) PU = Powered up ($V_{CC} \geq 2.25$ V); PD = Powered down ($V_{CC} \leq 1.7$ V); X = Irrelevant; H = High level; L = Low level

(2) A strongly driven input signal can weakly power the floating V_{CC} via an internal protection diode and cause undetermined output.

(3) The outputs are in undetermined state when $1.7\text{ V} < V_{CC1}, V_{CC2} < 2.25\text{ V}$.

8.4.1 Device I/O Schematics




Figure 16. Device I/O Schematics

9 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7710-Q1 device is a high-performance, single-channel digital isolator. The device uses single-ended CMOS-logic switching technology. The supply voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

The ISO7710-Q1 device can be used with Texas Instruments' mixed signal microcontroller, CAN transceiver, transformer driver, and low-dropout voltage regulator to create an Isolated CAN Interface as shown below.



Copyright © 2017, Texas Instruments Incorporated

Figure 17. Isolated CAN Interface

Typical Application (continued)

9.2.1 Design Requirements

To design with this device, use the parameters listed in [Table 3](#).

Table 3. Design Parameters

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	2.25 V to 5.5 V
Decoupling capacitor between V_{CC1} and GND1	0.1 μ F
Decoupling capacitor from V_{CC2} and GND2	0.1 μ F

9.2.2 Detailed Design Procedure

Unlike optocouplers, which require components to improve performance, provide bias, or limit current, the ISO7710-Q1 device only requires two external bypass capacitors to operate.




Figure 18. Typical ISO7710-Q1 Circuit Hook-up

9.2.3 Application Curve

The following typical eye diagram of the ISO7710-Q1 device indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.




Figure 19. ISO7710-Q1 Eye Diagram at 100 Mbps PRBS, 5-V Supplies and 25°C

10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a $0.1\text{-}\mu\text{F}$ bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501-Q1](#). For such applications, detailed power supply design and transformer selection recommendations are available in [SN6501-Q1 Transformer Driver for Isolated Power Supplies](#).

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 20](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in^2 .
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the [Digital Isolator Design Guide](#).

11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 20. Layout Example

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档：

- [数字隔离器设计指南](#)
- [《隔离相关术语》](#)
- [《SN6501-Q1 用于隔离电源的变压器驱动器》](#)
- [《SN65HVD231Q 汽车 3.3V CAN 收发器》](#)
- [《TPS76333-Q1 低功耗 150mA 低压降线性稳压器》](#)
- [《TMS320F28035PAGQ Piccolo™ 微控制器》](#)

12.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件，以及申请样片或购买产品的快速链接。

12.3 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](#) 上的器件产品文件夹。单击右上角的通知进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区**。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.5 商标

Piccolo, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能导致器件与其发布的规格不相符。

12.7 术语表

[SLYZ022 — TI 术语表](#)。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7710FQDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710FQ	Samples
ISO7710FQDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710FQ	Samples
ISO7710FQDWQ1	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710FQ	Samples
ISO7710FQDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710FQ	Samples
ISO7710QDQ1	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710Q	Samples
ISO7710QDRQ1	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7710Q	Samples
ISO7710QDWQ1	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710Q	Samples
ISO7710QDWRQ1	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ISO7710Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224780/A


DW0016B



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0016B

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:4X



SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



IPC-7351 NOMINAL
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:4X

4221009/B 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:


- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
- Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT


D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司