

ISO7142CC-Q1 4242 V_{PK} 小型封装低功耗四通道数字隔离器

1 特性

- 符合汽车应用要求
- 具有符合 AEC-Q100 的下列结果:
 - 器件温度 1 级: -40°C 至 +125°C 的环境运行温度范围
 - 器件人体模型 (HBM) 分类等级 3A
 - 器件充电器件模型 (CDM) 分类等级 C6
- 最大信号传输速率: 50Mbps (5V 电源供电)
- 具有集成噪声滤波器的稳健设计
- 低功耗, 每通道 I_{CC} 典型值 (3.3V 电源):
 - 1Mbps 时为 1.3mA, 25Mbps 时为 2.5mA
- 典型值为 50kV/μs 的瞬态抗扰度
- 使用 SiO₂ 绝缘隔栅实现长使用寿命
- 可由 2.7V、3.3V 和 5V 电源供电
- 2.7V 和 5V 电平转换
- 小型四分之一尺寸小外形封装 (QSOP)-16 封装
- 安全及管理批准
 - 符合 UL 1577 标准且长达 1 分钟的 2500 V_{RMS} 隔离
 - 符合 DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 标准的 4242 V_{PK} 隔离
 - CSA 组件验收通知 5A, IEC 60950-1 和 IEC 61010-1 终端设备标准
 - 已通过符合 GB4943.1-2011 的 CQC 认证

2 应用

- 通用隔离
- 工业自动化
- 电机控制
- 太阳能逆变器

3 说明

ISO7142CC-Q1 器件可提供符合 UL 1577 标准的长达 1 分钟且高达 2500 V_{RMS} 的电流隔离, 以及符合 VDE V 0884-10 标准的 4242 V_{PK} 隔离。

ISO7142CC-Q1 是一款四通道隔离器, 此隔离器具有两个正向和两个反向通道。此器件在由 5V 电源供电时的最大数据传输速率为 50Mbps, 而在由 3.3V 或 2.7V 电源供电时的最大数据传输速率为 40Mbps。

ISO7142CC-Q1 器件的输入端集成有滤波器, 适用于易受噪声干扰的应用。


每个隔离通道都有一个由二氧化硅 (SiO₂) 绝缘隔栅分开的逻辑输入和输出缓冲器。与隔离式电源一起使用, 这个器件可防止数据总线或者其它电路上的噪音电流进入本地接地和干扰或损坏敏感电路。该器件具有晶体管晶体管逻辑电路 (TTL) 输入阈值, 并且可由 2.7V、3.3V 和 5V 电压供电运行。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
ISO7142CC-Q1	SSOP (16)	4.90mm × 3.90mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

简化电路原理图



V_{CCI} 和 GNDI 分别是输入通道的电源和接地连接。

V_{CCO} 和 GNDO 分别是输出通道的电源和接地连接。



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: SLLSER5

目 录


1 特性	1	7 Parameter Measurement Information	10
2 应用	1	8 Detailed Description	12
3 说明	1	8.1 Overview	12
4 修订历史记录	2	8.2 Functional Block Diagram	12
5 Pin Configuration and Functions	3	8.3 Feature Description.....	13
6 Specifications	4	8.4 Device Functional Modes.....	15
6.1 Absolute Maximum Ratings	4	9 Application and Implementation	16
6.2 ESD Ratings.....	4	9.1 Application Information.....	16
6.3 Recommended Operating Conditions	4	9.2 Typical Application	16
6.4 Thermal Information	4	10 Power Supply Recommendations	18
6.5 Electrical Characteristics—5-V Supply	5	11 Layout	18
6.6 Supply Current Characteristics—5-V Supply	5	11.1 Layout Guidelines	18
6.7 Electrical Characteristics—3.3-V Supply	5	11.2 Layout Example	19
6.8 Supply Current Characteristics—3.3-V Supply	6	12 器件和文档支持	20
6.9 Electrical Characteristics—2.7-V Supply	6	12.1 文档支持	20
6.10 Supply Current Characteristics—2.7-V Supply	6	12.2 社区资源	20
6.11 Power Dissipation Characteristics	6	12.3 商标	20
6.12 Switching Characteristics—5-V Supply.....	7	12.4 静电放电警告	20
6.13 Switching Characteristics—3.3-V Supply.....	7	12.5 Glossary	20
6.14 Switching Characteristics—2.7-V Supply.....	8	13 机械、封装和可订购信息	20
6.15 Typical Characteristics	8		

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

日期	修订版本	注释
2015 年 12 月	*	最初发布。

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN1	7	I	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.
EN2	10	I	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.
GND1	2	—	Ground connection for V _{CC1}
	8		
GND2	9	—	Ground connection for V _{CC2}
	15		
INA	3	I	Input, channel A
INB	4	I	Input, channel B
INC	12	I	Input, channel C
IND	11	I	Input, channel D
OUTA	14	O	Output, channel A
OUTB	13	O	Output, channel B
OUTC	5	O	Output, channel C
OUTD	6	O	Output, channel D
V _{CC1}	1	—	Power supply, V _{CC1}
V _{CC2}	16	—	Power supply, V _{CC2}

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage ⁽²⁾	V _{CC1} , V _{CC2}	-0.5	6	V
Voltage	INx, OUTx, ENx	-0.5	V _{CC} + 0.5 ⁽³⁾	V
I _O	Output current	-15	15	mA
T _J	Maximum junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±4000 V
		Charged-device model (CDM), per AEC Q100-011	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC1} , V _{CC2}	Supply voltage	2.7	5.5		V
I _{OH}	High-level output current	V _{CC} ≥ 3 V	-4		mA
		V _{CC} < 3 V	-2		
I _{OL}	Low-level output current			4	mA
V _{IH}	High-level input voltage	2	5.5		V
V _{IL}	Low-level input voltage	0	0.8		V
t _{ui}	Input pulse duration	V _{CC} ≥ 4.5 V	20		ns
		V _{CC} < 4.5 V	25		
1 / t _{ui}	Signaling rate	V _{CC} ≥ 4.5 V	0	50	Mbps
		V _{CC} < 4.5 V	0	40	
T _J	Junction temperature			136	°C
T _A	Ambient temperature	-55	25	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	ISO7142CC-Q1	UNIT
	DBQ (SSOP)	
	16 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	104.5 °C/W
R _{θJC(top)}	Junction-to-case(top) thermal resistance	57.8 °C/W
R _{θJB}	Junction-to-board thermal resistance	46.8 °C/W
Ψ _{JT}	Junction-to-top characterization parameter	18.3 °C/W
Ψ _{JB}	Junction-to-board characterization parameter	46.4 °C/W
R _{θJCbot}	Junction-to-case (bottom) thermal resistance	N/A °C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics—5-V Supply

V_{CC1} and V_{CC2} at $5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$I_{OH} = -4\text{ mA}$; see Figure 8	$V_{CCO}^{(1)} - 0.5$			V
	$I_{OH} = -20\text{ }\mu\text{A}$; see Figure 8	$V_{CCO} - 0.1$			
V_{OL} Low-level output voltage	$I_{OL} = 4\text{ mA}$; see Figure 8	0.4			V
	$I_{OL} = 20\text{ }\mu\text{A}$; see Figure 8	0.1			
$V_{I(HYS)}$ Input threshold voltage hysteresis		480			mV
I_{IH} High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx	10			μA
I_{IL} Low-level input current	$V_{IL} = 0\text{ V}$ at INx or ENx	-10			
CMTI Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V ; see Figure 11	25	70		kV/ μs

(1) V_{CCI} = Supply voltage for the input channel; V_{CCO} = Supply voltage for the output channel

6.6 Supply Current Characteristics—5-V Supply

V_{CC1} and V_{CC2} at $5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current for V_{CC1} and V_{CC2}	Disable	I_{CC1}, I_{CC2}	0.8	1.6		mA
	DC to 1 Mbps	I_{CC1}, I_{CC2}	3.3	5		
	10 Mbps	I_{CC1}, I_{CC2}	4.9	7		
	25 Mbps	I_{CC1}, I_{CC2}	7.3	10		
	50 Mbps	I_{CC1}, I_{CC2}	11.1	14.5		

6.7 Electrical Characteristics—3.3-V Supply

V_{CC1} and V_{CC2} at $3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$I_{OH} = -4\text{ mA}$; see Figure 8	$V_{CCO}^{(1)} - 0.5$			V
	$I_{OH} = -20\text{ }\mu\text{A}$; see Figure 8	$V_{CCO} - 0.1$			
V_{OL} Low-level output voltage	$I_{OL} = 4\text{ mA}$; see Figure 8	0.4			V
	$I_{OL} = 20\text{ }\mu\text{A}$; see Figure 8	0.1			
$V_{I(HYS)}$ Input threshold voltage hysteresis		460			mV
I_{IH} High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx	10			μA
I_{IL} Low-level input current	$V_{IL} = 0\text{ V}$ at INx or ENx	-10			
CMTI Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V ; see Figure 11	25	50		kV/ μs

(1) V_{CCI} = Supply voltage for the input channel; V_{CCO} = Supply voltage for the output channel

6.8 Supply Current Characteristics—3.3-V Supply

V_{CC1} and V_{CC2} at 3.3 V ± 10% (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current for V_{CC1} and V_{CC2}	Disable	EN1 = EN2 = 0 V	I_{CC1}, I_{CC2}		0.5	1	mA
	DC to 1 Mbps	DC signal: $V_I = V_{CCI}$ or 0 V AC signal: All channels switching with square-wave clock input; $C_L = 15 \text{ pF}$	I_{CC1}, I_{CC2}		2.5	4	
	10 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	I_{CC1}, I_{CC2}		3.5	5	
	25 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	I_{CC1}, I_{CC2}		5	7	
	40 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	I_{CC1}, I_{CC2}		6.5	10	

6.9 Electrical Characteristics—2.7-V Supply

V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
V_{OH} High-level output voltage	$I_{OH} = -2 \text{ mA}$; see Figure 8		$V_{CCO}^{(1)} - 0.3$			V
	$I_{OH} = -20 \mu\text{A}$; see Figure 8		$V_{CCO} - 0.1$			
V_{OL} Low-level output voltage	$I_{OL} = 4 \text{ mA}$; see Figure 8				0.4	V
	$I_{OL} = 20 \mu\text{A}$; see Figure 8				0.1	
$V_{I(HYS)}$ Input threshold voltage hysteresis			360			mV
I_{IH} High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx		10			μA
I_{IL} Low-level input current	$V_{IL} = 0 \text{ V}$ at INx or ENx		-10			
CMTI Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V; see Figure 11		25	45		kV/ μs

(1) V_{CCI} = Supply voltage for the input channel; V_{CCO} = Supply voltage for the output channel

6.10 Supply Current Characteristics—2.7-V Supply

V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS		SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Supply current for V_{CC1} and V_{CC2}	Disable	EN1 = EN2 = 0 V	I_{CC1}, I_{CC2}		0.4	0.8	mA
	DC to 1 Mbps	DC signal: $V_I = V_{CCI}$ or 0 V AC signal: All channels switching with square-wave clock input; $C_L = 15 \text{ pF}$	I_{CC1}, I_{CC2}		2.2	3.5	
	10 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	I_{CC1}, I_{CC2}		3	4.2	
	25 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	I_{CC1}, I_{CC2}		4.2	5.5	
	40 Mbps	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	I_{CC1}, I_{CC2}		5.4	7.5	

6.11 Power Dissipation Characteristics

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
P_D Device power dissipation	$V_{CC1} = V_{CC2} = 5.5 \text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15 \text{ pF}$ Input a 25-MHz, 50% duty cycle square wave				170	mW

6.12 Switching Characteristics—5-V Supply

V_{CC1} and V_{CC2} at $5\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 8	15	21	38	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 8		3.5	ns	
$t_{sk(o)}$ ⁽²⁾	Channel-to-channel output skew time	Same-direction channels		1.5	ns	
		Opposite-direction channels		6.5		
$t_{sk(pp)}$ ⁽³⁾	Part-to-part skew time			14	ns	
t_r	Output signal rise time	See Figure 8		2.5	ns	
t_f	Output signal fall time	See Figure 8		2.1	ns	
t_{PHZ}, t_{PLZ}	Disable propagation delay, high/low-to-high impedance output	See Figure 9		7	12	ns
t_{PZH}	Enable propagation delay, high impedance-to-high output	See Figure 9		6	12	ns
t_{PZL}	Enable propagation delay, high impedance-to-low output	See Figure 9		12	23	us
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 10		8		μs
t_{GR}	Input glitch rejection time			9.5	ns	

(1) Also known as pulse skew

(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals, and loads.

6.13 Switching Characteristics—3.3-V Supply

V_{CC1} and V_{CC2} at $3.3\text{ V} \pm 10\%$ (over recommended operating conditions unless otherwise noted.)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 8	16	25	46	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 8		3	ns	
$t_{sk(o)}$ ⁽²⁾	Channel-to-channel output skew time	Same-direction Channels		2	ns	
		Opposite-direction Channels		6.5		
$t_{sk(pp)}$ ⁽³⁾	Part-to-part skew time			21	ns	
t_r	Output signal rise time	See Figure 8		3	ns	
t_f	Output signal fall time	See Figure 8		2.5	ns	
t_{PHZ}, t_{PLZ}	Disable propagation delay, from high/low to high-impedance output	See Figure 9		9	14	ns
t_{PZH}	Enable propagation delay, from high-impedance to high output	See Figure 9		9	17	ns
t_{PZL}	Enable propagation delay, from high-impedance to low output	See Figure 9		12	24	us
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 10		7		μs
t_{GR}	Input glitch rejection time			11	ns	

(1) Also known as pulse skew

(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

6.14 Switching Characteristics—2.7-V Supply

V_{CC1} and V_{CC2} at 2.7 V (over recommended operating conditions unless otherwise noted.)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t_{PLH}, t_{PHL}	Propagation delay time	See Figure 8	18	28	50	ns
PWD ⁽¹⁾	Pulse width distortion $ t_{PHL} - t_{PLH} $	See Figure 8		3	ns	
$t_{sk(o)}$ ⁽²⁾	Channel-to-channel output skew time	Same-direction Channels		3	ns	
		Opposite-direction Channels		8.5	ns	
$t_{sk(pp)}$ ⁽³⁾	Part-to-part skew time			24	ns	
t_r	Output signal rise time	See Figure 8		3.5	ns	
t_f	Output signal fall time	See Figure 8		2.8	ns	
t_{PHZ}, t_{PLZ}	Disable propagation delay, from high/low to high-impedance output	See Figure 9		10	15	ns
t_{PZH}	Enable propagation delay, from high-impedance to high output	See Figure 9		10	19	ns
t_{PZL}	Enable propagation delay, from high-impedance to low output	See Figure 9		12	23	us
t_{fs}	Fail-safe output delay time from input data or power loss	See Figure 10		7	μs	
t_{GR}	Input glitch rejection time			12	ns	

(1) Also known as pulse skew


(2) $t_{sk(o)}$ is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3) $t_{sk(pp)}$ is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals, and loads.


6.15 Typical Characteristics



Typical Characteristics (continued)




7 Parameter Measurement Information



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$. At the input, a 50- Ω resistor is required to terminate the input-generator signal. It is not needed in an actual application.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 8. Switching-Characteristics Test Circuit and Voltage Waveforms



- A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 50 kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$.
- B. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.


Figure 9. Enable/Disable Propagation Delay-Time Test Circuit and Waveform

Parameter Measurement Information (continued)



A. $C_L = 15 \text{ pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 10. Failsafe Delay-Time Test Circuit and Voltage Waveforms



A. $C_L = 15\text{pF}$ and includes instrumentation and fixture capacitance within $\pm 20\%$.

Figure 11. Common-Mode Transient Immunity Test Circuit

8 Detailed Description

8.1 Overview

The isolator in Figure 12 is based on a capacitive isolation barrier technique. The I/O channel of the device consists of two internal data channels, a high-frequency channel (HF) with a bandwidth from 100 kbps up to 50 Mbps, and a low-frequency channel (LF) covering the range from 100 kbps down to DC. In principle, a single-ended input signal entering the HF-channel is split into a differential signal through the inverter gate at the input. The following capacitor-resistor networks differentiate the signal into transients, which then are converted into differential pulses by two comparators. The comparator outputs drive a NOR-gate flip-flop whose output feeds an output multiplexer. A decision logic (DCL) at the driving output of the flip-flop measures the durations between signal transients. If the duration between two consecutive transients exceeds a certain time limit, (as in the case of a low-frequency signal), the DCL forces the output-multiplexer to switch from the high- to the low-frequency channel.

Because low-frequency input signals require the internal capacitors to assume prohibitively large values, these signals are pulse-width modulated (PWM) with the carrier frequency of an internal oscillator, thus creating a sufficiently high frequency signal, capable of passing the capacitive barrier. As the input is modulated, a low-pass filter (LPF) is needed to remove the high-frequency carrier from the actual data before passing it on to the output multiplexer.

8.2 Functional Block Diagram




Figure 12. Conceptual Block Diagram of a Digital Capacitive Isolator

8.3 Feature Description

8.3.1 Insulation and Safety-Related Specifications

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DTI	Distance through the insulation	Minimum internal gap (internal clearance)		0.014		mm
C _I ⁽¹⁾	Input capacitance	$V_I = V_{CC}/2 + 0.4 \sin(2\pi ft)$, f = 1 MHz, V _{CC} = 5 V		2		pF
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12						
V _{IOTM}	Maximum transient isolation voltage			4242		V _{PK}
V _{IORM}	Maximum working isolation voltage			566		V _{PK}
V _{PR}	Input-to-output test voltage	After Input/Output safety test subgroup 2/3, $V_{PR} = V_{IORM} \times 1.2$, t = 10 s, Partial discharge < 5 pC		679		V _{PK}
		Method a, After environmental tests subgroup 1, $V_{PR} = V_{IORM} \times 1.6$, t = 10 s, Partial discharge < 5 pC		906		
		Method b1, 100% production test, $V_{PR} = V_{IORM} \times 1.875$, t = 1 s, Partial discharge < 5 pC		1061		
L(I01)	Minimum air gap (clearance)	Shortest terminal to terminal distance through air		3.7		mm
L(I02)	Minimum external tracking (creepage)	Shortest terminal to terminal distance across the package surface		3.7		mm
Pollution degree				2		
CTI	Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112		≥400		V
R _{IO} ⁽²⁾	Isolation resistance, input to output	$V_{IO} = 500$ V, $T_A = 25^\circ\text{C}$		$>10^{12}$		Ω
		$V_{IO} = 500$ V, $100^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$		$>10^{11}$		
		$V_{IO} = 500$ V, $T_S = 150^\circ\text{C}$		$>10^9$		
C _{IO} ⁽²⁾	Barrier capacitance, input to output	$V_I = 0.4 \sin(2\pi ft)$, f = 1 MHz		2.4		pF
UL 1577						
V _{ISO}	Withstanding Isolation voltage	$V_{TEST} = V_{ISO} = 2500$ V _{RMS} , 60 sec (qualification); $V_{TEST} = 1.2 * V_{ISO} = 3000$ V _{RMS} , 1 sec (100% production)		2500		V _{RMS}

(1) Measured from input data pin to ground.

(2) All pins on each side of the barrier tied together creating a two-terminal device.

NOTE

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed circuit board do not reduce this distance.

Creepage and clearance on a printed circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

Table 1. IEC 60664-1 Ratings Table

PARAMETER	TEST CONDITIONS	SPECIFICATION
Material Group		II
Installation classification / Overvoltage Category for Basic Insulation	Rated mains voltage ≤ 150 V _{RMS}	I-IV
	Rated mains voltage ≤ 300 V _{RMS}	I-III

8.3.2 Regulatory Information

VDE	UL	CSA	CQC
Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 and DIN EN 61010-1 (VDE 0411-1):2011-07	Certified under UL 1577 Component Recognition Program	Approved under CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1	Plan to certify according to GB 4943.1-2011
Basic Insulation; Maximum transient Isolation IsolatIsolationvoltage, 4242 V _{PK} Maximum working isolation voltage, 566 V _{PK}	Single protection, 2500 V _{RMS} ⁽¹⁾	3000 V _{RMS} Isolation rating; 185 V _{RMS} Reinforced Insulation and 370 V _{RMS} Basic Insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1 2nd Ed.+A1+A2; 150 V _{RMS} Reinforced Insulation and 300 V _{RMS} Basic Insulation per CSA 61010-1-12 and IEC 61010-1 3rd Ed.	Basic Insulation, Altitude ≤ 5000m, Tropical climate, 250 V _{RMS} maximum working voltage.
File number: 40016131	File number: E181974	Master contract number: 220991	Certification Planned

(1) Production tested ≥ 3000 V_{RMS} for 1 second in accordance with UL 1577.

8.3.3 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the IO can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures.

PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
	DBQ-16	θ _{JA} = 104.5°C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C	θ _{JA} = 104.5°C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C				
I _S Safety input, output, or supply current		θ _{JA} = 104.5°C/W, V _I = 2.7 V, T _J = 150°C, T _A = 25°C	θ _{JA} = 104.5°C/W, V _I = 2.7 V, T _J = 150°C, T _A = 25°C	217	332	443	mA
T _S Maximum safety temperature				150			°C

The safety-limiting constraint is the absolute-maximum junction temperature specified in the [Absolute Maximum Ratings](#) table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the [Thermal Information](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance.




Figure 13. Thermal Derating Curve for Safety Limiting Current per VDE

8.4 Device Functional Modes

Table 2 lists the functional modes for the ISO7142CC-Q1.

Table 2. Function Table⁽¹⁾

V_{CCI}	V_{CCO}	INPUT (INx)	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)
PU	PU	H	H or open	H
		L	H or open	L
		X	L	Z
		Open	H or open	H
PD	PU	X	H or open	H
PD	PU	X	L	Z
X	PD	X	X	Undetermined

(1) V_{CCI} = Input-side Supply Voltage; V_{CCO} = Output-side Supply Voltage; PU = Powered Up ($V_{CC} \geq 2.7$ V); PD = Powered Down ($V_{CC} \leq 2.1$ V); X = Irrelevant; H = High Level; L = Low Level; Z = High Impedance

8.4.1 Device I/O Schematics




Figure 14. Device I/O Schematics

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ISO7142CC-Q1 device uses single-ended TTL-logic switching technology. The supply voltage range is from 2.7 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} . When designing with digital isolators, keep in mind that because of the single-ended design structure the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

9.2 Typical Application

Figure 15 shows the typical isolated CAN interface implementation.




Figure 15. Typical Isolated CAN Application Circuit for ISO7142CC-Q1

9.2.1 Design Requirements

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO7142CC-Q1 device only requires two external bypass capacitors to operate.

Typical Application (continued)

9.2.2 Detailed Design Procedure

Figure 16 shows the hookup of a typical ISO7142CC-Q1 circuit. The only external components are two bypass capacitors.






Figure 16. Typical ISO7142CC-Q1 Circuit Hook-up

9.2.3 Application Curves




**Figure 17. Typical Eye Diagram at 40 Mbps,
PRBS $2^{16} - 1$, 2.7-V Operation**



**Figure 18. Typical Eye Diagram at 40 Mbps,
PRBS $2^{16} - 1$, 3.3-V Operation**

Typical Application (continued)



**Figure 19. Typical Eye Diagram at 50 Mbps,
PRBS $2^{16} - 1$, 5-V Operation**

10 Power Supply Recommendations

To help ensure reliable operation supply voltages, a $0.1\text{-}\mu\text{F}$ bypass capacitor is recommended at the input and output supply pins (V_{CC1} and V_{CC2}). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501-Q1](#). For such applications, detailed power supply design and transformer selection recommendations are available in SN6501-Q1 datasheet ([SLLSEF3](#)).

11 Layout

11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 20](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in^2 .
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power and ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the application note, *Digital Isolator Design Guide*, [SLLA284](#).

Layout Guidelines (continued)

11.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL 94 V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.

11.2 Layout Example




Figure 20. Recommended Layer Stack

12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

相关文档如下：

- 《数字隔离器设计指南》，[SLLA284](#)
- 《隔离相关术语》，[SLLA353](#)
- 《ISO71xx EVM 用户指南》，[SLLU179](#)
- 《SN6501-Q1 用于隔离电源的变压器驱动器》，[SLLSEF3](#)
- 《SN65HVD231Q-Q1 3.3V CAN 收发器》，[SGLS398](#)
- 《TMS320F28035 Piccolo™ 微控制器》，[SPRS584](#)
- 《TPS76333-Q1 低功耗 150mA 低压降线性稳压器》，[SGLS247](#)

12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

Piccolo, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品	应用
数字音频	www.ti.com.cn/audio
放大器和线性器件	www.ti.com.cn/amplifiers
数据转换器	www.ti.com.cn/dataconverters
DLP® 产品	www.dlp.com
DSP - 数字信号处理器	www.ti.com.cn/dsp
时钟和计时器	www.ti.com.cn/clockandtimers
接口	www.ti.com.cn/interface
逻辑	www.ti.com.cn/logic
电源管理	www.ti.com.cn/power
微控制器 (MCU)	www.ti.com.cn/microcontrollers
RFID 系统	www.ti.com.cn/rfidsys
OMAP应用处理器	www.ti.com/omap
无线连通性	www.ti.com.cn/wirelessconnectivity
	德州仪器在线技术支持社区 www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号, 中建大厦32 楼邮政编码: 200122
Copyright © 2016, 德州仪器半导体技术 (上海) 有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7142CCQDBQQ1	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7142Q	Samples
ISO7142CCQDBQRQ1	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7142Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020


DBQ0016A



PACKAGE OUTLINE

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MO-137, variation AB.

EXAMPLE BOARD LAYOUT



DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

4214846/A 03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司