



PCM3010

SLES055 - NOVEMBER 2002

24-BIT STEREO AUDIO CODEC WITH 96-kHz ADC, 192-kHz DAC, AND SINGLE-ENDED ANALOG INPUT/OUTPUT

FEATURES

- 24-Bit Delta-Sigma ADC and DAC
- Stereo ADC:
 - Single-Ended Voltage Input: 3 Vp-p
 - Antialiasing Filter Included
 - 1/128, 1/64 Decimation Filter:
 - Pass-Band Ripple: ±0.05 dB
 - Stop-Band Attenuation: –65 dB
 - On-Chip High-Pass Filter: 0.84 Hz at f_S = 44.1 kHz
 - High Performance:
 - THD+N: -95 dB (Typical)
 - SNR: 100 dB (Typical)
 - Dynamic Range: 102 dB (Typical)
- Stereo DAC:
 - Single-Ended Voltage Output: 3 Vp-p
 - Analog Low-Pass Filter Included
 - ×8 Oversampling Digital Filter:
 - Pass-Band Ripple: ±0.03 dB
 - Stop-Band Attenuation: –50 dB
 - High Performance:
 - THD+N: -96 dB (Typical)
 - SNR: 104 dB (Typical)
 - Dynamic Range: 104 dB (Typical)
- Multiple Functions:
 - Digital De-Emphasis: 32 kHz, 44.1 kHz, 48 kHz
 - Power Down: ADC/DAC Simultaneous
 - 16-, 24-Bit Audio Data Formats
- Sampling Rate: 16–96 kHz (ADC), 16–192 kHz (DAC)

- System Clock: 128 f_S, 192 f_S, 256 f_S, 384 f_S, 512 f_S, 768 f_S
- Dual Power Supplies: 5 V for Analog and 3.3 V for Digital
- Package: 24-Pin SSOP, Lead-Free Product

APPLICATIONS

- DVD Recorders
- CD Recorders
- PC Audio
- Sound Control System

DESCRIPTION

The PCM3010 is a low-cost single-chip 24-, 16-bit stereo audio codec (ADC and DAC) with single-ended voltage input and output. Both the analog analog-to-digital converters (ADCs) and digital-toanalog converters (DACs) employ delta-sigma modulation with 64-times oversampling. The ADCs include a digital decimation filter with a high-pass filter, and the DACs include an 8-times-oversampling digital interpolation filter. The DACs also include a digital de-emphasis function. The PCM3010 accepts four different audio data formats for the ADC and DAC. The PCM3010 provides a power-down mode, which works on the ADC and DAC simultaneously. The PCM3010 is suitable for a wide variety of cost-sensitive consumer applications where good performance is required. The PCM3010 is fabricated using a highly advanced CMOS process and is available in a small 24-pin SSOP package.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE CODE	OPERATION TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER	TRANSPORT MEDIA
DOMOCIODO		0400	0500 1- 0500	DOMOGIA	PCM3010DB	Tube
PCM3010DB	24-lead SSOP	24DB	-25°C to 85°C	PCIVI3010	PCM3010DBR	Tape and reel





Figure 1. PCM3010 Block Diagram



analog front-end (right-channel)





Terminal Functions

TERMINAL			DESCRIPTIONS					
NAME	NO.	1/0	DESCRIPTIONS					
AGND1	6	-	ADC analog ground					
AGND2	20	-	DAC analog ground					
BCK	11	Ι	Audio data bit clock input [‡]					
DEMP1	18	Ι	De-emphasis select input, 1 [†]					
DEMP0	19	Ι	De-emphasis select input, 0 [†]					
DGND	14	-	Digital ground					
DIN	12	Ι	Audio data digital input‡					
DOUT	13	0	Audio data digital output					
FMT0	7	Ι	Audio data format select input, 0 [†]					
FMT1	8	Ι	Audio data format select input, 1 [†]					
LRCK	10	I	Audio data latch enable input‡					
PDWN	17	Ι	ADC and DAC power-down control input, active LOW [†]					
SCKI	16	Ι	System clock input [‡]					
TEST	9	I	Test control, must be open or connected to DGND [†]					
V _{CC} 1	5	-	ADC analog power supply, 5 V					
V _{CC} 2	21	-	DAC analog power supply, 5 V					
VCOM	24	-	DAC common voltage decoupling (= $0.5 V_{CC}^2$)					
V _{DD}	15	-	Digital power supply, 3.3 V					
VINL	1	I	ADC analog input, L-channel					
VINR	2	I	ADC analog input, R-channel					
VOUTL	23	0	DAC analog output, L-channel					
VOUTR	22	0	DAC analog output, R-channel					
V _{REF} 1	3	-	ADC reference voltage decoupling, 1 (= $0.5 V_{CC}$ 1)					
V _{REF} 2	4	-	ADC reference voltage decoupling, 2					

[†] Schimtt-trigger input with 50-kΩ typical internal pulldown resistor, 5-V tolerant. [‡] Schimtt-trigger input, 5-V tolerant.



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Supply voltage: V _{CC} 1, V _{CC} 2	6.5 V
V _{DD}	4.0 V
Supply voltage differences: V _{CC} 1, V _{CC} 2	±0.1 V
Ground voltage differences: AGND1, AGND2, DGND	±0.1 V
Digital input voltage: PDWN, TEST, FMT0, FMT1, DEMP0, DEMP1, LRCK, BCK, DIN, SCKI .	–0.3 V to +6.5 V
Digital input voltage: DOUT	3 V to (V _{DD} + 0.3 V)
Analog input voltage, V _{IN} L, V _{IN} R, V _{REF} 1, V _{REF} 2 –0.3	V to (V _{CC} 1 + 0.3 V)
Analog input voltage, V _{COM} , V _{OUT} L, V _{OUT} R –0.3	V to $(V_{CC}^2 + 0.3 V)$
Input current (any pins except supplies)	±10 mA
Ambient temperature under bias	–40°C to 125°C
Storage temperature	–55°C to 150°C
Junction temperature	150°C
Lead temperature (soldering)	
Package temperature (IR reflow, peak)	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

electrical characteristics, all specifications at $T_A = 25^{\circ}C$, $V_{CC}1 = V_{CC}2 = 5$ V, $V_{DD} = 3.3$ V, $f_S = 44.1$ kHz, SCKI = 384 f_S , 24-bit data (unless otherwise noted)

PARAMETER		TEST CONDITIONS	PC				
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
DIGITAL	. INPUT/OUTPUT						
DATA FO	DRMAT	_			_		
	Audio data interface format		Left-justifie	d, I ² S, righ	t-justified		
	Audio data bit length			16, 24		Bits	
	Audio data format		MSB-firs	t, 2s compl	ement		
	Sampling frequency, ADC		16	44.1	96	kHz	
۲S	Sampling frequency, DAC		16	44.1	192	kHz	
	System clock frequency	128 f _S , 192 f _S , 256 f _S , 384 f _S , 512 f _S , 768 f _S	4		50	MHz	
INPUT L	OGIC	•					
VIH			2.0		5.5	VDC	
VIL	Input logic level (see Notes 1 and 2)				0.8	VDC	
Ι _Η		$V_{IN} = V_{DD}$			±10	μA	
۱ _{IL}	Input logic current (see Note 2)	V _{IN} = 0 V			±10	μA	
Iн		$V_{IN} = V_{DD}$		65	100	μA	
۱ _{IL}	Input logic current (see Note 1)	V _{IN} = 0 V			±10	μA	
OUTPUT	T LOGIC						
VOH		IOUT = -4 mA	2.4				
VOL	Output logic level (see Note 3)	I _{OUT} = 4 mA			0.4	VDC	
ADC CH	ARACTERISTICS						
	Resolution			24		Bits	

NOTES: 1. Pins 7, 8, 9, 17, 18, 19: PDWN, TEST, FMT0, FMT1, DEMP0, DEMP1 (Schmitt-trigger input with 50-kΩ typical internal pulldown resistor, 5-V tolerant).

2. Pins 10–12, 16: LRCK, BCK, DIN, SCKI (Schmitt-trigger input, 5-V tolerant).

3. Pin 13: DOUT.



electrical characteristics, all specifications at $T_A = 25^{\circ}C$, $V_{CC}1 = V_{CC}2 = 5 V$, $V_{DD} = 3.3 V$, $f_S = 44.1 \text{ kHz}$, SCKI = 384 f_S , 24-bit data (unless otherwise noted) (continued)

		PCM3010DB					
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
ACCURACY							
Gain mismatch, channel-to-channel	1 kHz, full-scale input		±1	±6	% of FSR		
Gain error	1 kHz, full-scale input		±2	±6	% of FSR		
DYNAMIC PERFORMANCE (see Note 4)							
	f _S = 44.1 kHz		-95	-86	-iD		
I H D + N V I N = -0.5 dB	f _S = 96 kHz		-92		aв		
	f _S = 44.1 kHz		-39		٩Ŀ		
IHD+W $VIN = -60 dB$	f _S = 96 kHz		-40		aв		
Dura emis realiza	$f_{S} = 44.1 \text{ kHz}, \text{ A-weighted}$	97	102		dB		
Dynamic range	$f_{S} = 96 \text{ kHz}, \text{ A-weighted}$		102		aв		
	$f_{S} = 44.1 \text{ kHz}, \text{ A-weighted}$	95	100		٩D		
S/N fatio	$f_{S} = 96 \text{ kHz}, \text{ A-weighted}$		102		aв		
Channelsonartier	f _S = 44.1 kHz	93	98		٩D		
Channel separation	f _S = 96 kHz		100		dB		
ANALOG INPUT	_						
Input voltage		6	0% of V _{CC}	1	Vp–p		
Center voltage		50	0% of VCC	1	V		
Input impedance			20		kΩ		
Anti-aliasing filter frequency response	–3 dB		300		kHz		
DIGITAL FILTER PERFORMANCE							
Pass band				0.454 f _S	Hz		
Stop band		0.583 f _S			Hz		
Pass-band ripple				±0.05	dB		
Stop-band attenuation		-65			dB		
Delay time			17.4/f _S		sec		
HPF frequency response	–3 dB		0.019 f _S		mHz		
DAC CHARACTERISTICS							
Resolution			24		Bits		
DC ACCURACY							
Gain mismatch, channel-to-channel			±1.0	±4.0	% of FSR		
Gain error			±2.0	±6.0	% of FSR		
Bipolar zero error			±1.0		% of FSR		
DYNAMIC PERFORMANCE (see Note 5)							
	$f_S = 44.1 \text{ kHz}$		-96	-88			
THD+N, $V_{OUT} = 0 dB$	f _S = 96 kHz		-97		dB		
	f _S = 192 kHz		-97		-		

NOTES: 4. f_{IN} = 1 kHz, using System Two[™] audio measurement system, RMS mode with 20-kHz LPF, 400-Hz HPF in calculation. 5. f_{OUT} = 1 kHz, using System Two audio measurement system, RMS mode with 20-kHz LPF, 400-Hz HPF.

System Two is a trademark of Audio Precision, Inc. All other trademarks are the property of their respective owners.



electrical characteristics, all specifications at $T_A = 25$ °C, $V_{CC}1 = V_{CC}2 = 5$ V, $V_{DD} = 3.3$ V, $f_S = 44.1$ kHz, SCKI = 384 f_S , 24-bit data (unless otherwise noted) (continued)

			PCM3010DB			
	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
DYNAMI	C PERFORMANCE (see Note 5) (Continued)					
		f _S = 44.1 kHz		-42		
	THD+N $V_{OUT} = -60 \text{ dB}$	f _S = 96 kHz		dB		
		f _S = 192 kHz		-43		
		f _S = 44.1 kHz, EIAJ, A-weighted	98	104		
	Dynamic range	f _S = 96 kHz, EIAJ, A-weighted		105		dB
		f _S = 192 kHz, EIAJ, A-weighted		105		
		f _S = 44.1 kHz, EIAJ, A-weighted	98	104		
	S/N ratio	f _S = 96 kHz, EIAJ, A-weighted		105		dB
		f _S = 192 kHz, EIAJ, A-weighted		105		
		f _S = 44.1 kHz	95	102		
	Channel separation	f _S = 96 kHz		102		dB
		f _S = 192 kHz		103		
ANALOG	GOUTPUT					
	Output voltage		604	% of V _{CC} 2		Vp-р
	Center voltage		50%	% of V _{CC} 2		V
	Load impedance	AC coupling	5			kΩ
LPF frequency response		f = 20 kHz		-0.03		٩Þ
		f = 44 kHz	-0.20			αв
DIGITAL	FILTER PERFORMANCE					
	Pass band	±0.03 dB			0.454 fS	Hz
	Stop band		0.546 f _S			Hz
	Pass-band ripple				±0.03	dB
	Stop-band attenuation	0.546 fS	-50			dB
	Delay time			20/fs		sec
	De-emphasis error			±0.1		dB
POWER	SUPPLY REQUIREMENTS					
V _{CC} 1			4.5	5.0	5.5	
V _{CC} 2	Voltage range		4.5	5.0	5.5	VDC
V _{DD}			3.0	3.3	3.6	
ICC		f _S = 44.1 kHz		31	40	
(I _{CC} 1 +		f _S = 96 kHz		32		mA
I _{CC} 2)	Supply current	f _S = 192 kHz		9		
	Supply current	f _S = 44.1 kHz		10	15	
IDD		f _S = 96 kHz		20		mA
		f _S = 192 kHz		14		
		f _S = 44.1 kHz		190	250	
Power dissipation, operation		f _S = 96 kHz		230		mW
		f _S = 192 kHz		90		
	Power dissipation, power down (see Note 6)			1		mW
TEMPER	ATURE RANGE					
	Operating temperature		-25		85	°C
θJA	Thermal resistance	24-pin SSOP		100		°C/W

NOTES: 5. f_{OUT} = 1 kHz, using System Two audio measurement system, RMS mode with 20-kHz LPF, 400-Hz HPF. 6. Halt SCKI, BCK, LRCK.



TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (ADC PORTION)

digital filter





digital filter (continued)





0.2

0.0

-0.2

-0.4

-0.6

Amplitude – dB

Figure 6. Low-Cut HPF Stop-Band Characteristics



4

AMPLITUDE

vs

FREQUENCY



AMPLITUDE vs FREQUENCY 0.0 -0.2 -0.4 -0.6 -0.8 -1.0 10 100 1k 10k 100k 1M 10M f – Frequency – Hz Figure 9. Antialiasing Filter Pass-Band Characteristics



TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER (DAC PORTION)

digital filter





digital filter (continued)















TYPICAL PERFORMANCE CURVES (DAC PORTION)







TYPICAL PERFORMANCE CURVES

ADC output spectrum



All specifications at $T_A = 25^{\circ}C$, $V_{CC}1 = V_{CC}2 = 5$ V, $V_{DD} = 3.3$ V, $f_S = 44.1$ kHz, SCKI = 384 f_S , 24-bit data, unless otherwise noted.

Figure 34. Output Spectrum (0 dB, N = 8192)



Figure 35. Output Spectrum (-60 dB, N = 8192)

supply current





THEORY OF OPERATION

ADC portion

The ADC block consists of a reference circuit, two single-ended to differential converter channels, a fifth-order delta-sigma modulator with full-differential architecture, a decimation filter with low-cut filter, and a serial interface circuit which is also used as a serial interface for the DAC input signal as shown in the block diagram, Figure 1.

The analog front-end diagram illustrates the architecture of the single-ended to differential converter and antialiasing filter. Figure 40 illustrates the block diagram of the fifth-order delta-sigma modulator and transfer function.

An on-chip reference circuit with two external capacitors provides all the reference voltages which are needed in the ADC portion, and defines the full-scale voltage range of both channels.

An on-chip single-ended to differential signal converter saves the design, space, and extra parts cost of an external signal converter.

Full-differential architecture provides a wide dynamic range and excellent power supply rejection performance.

The input signal is sampled at a ×64 oversampling rate, and an on-chip antialiasing filter eliminates the external sample-hold amplifier. A fifth-order delta-sigma noise shaper, which consists of five integrators using a switched capacitor technique followed by a comparator, shapes the quantization noise generated by the comparator and 1-bit DAC outside the audio signal band.

The high order delta-sigma modulation randomizes the modulator outputs and reduces the idle tone level.

The 64- f_S , 1-bit stream from the delta-sigma modulator is converted to a 1- f_S , 24-bit or 16-bit digital signal by removing the high-frequency noise components with a decimation filter.

The dc component of the signal is removed by the HPF, and the HPF output is converted to a time-multiplexed serial signal through the serial interface, which provides flexible serial formats.







DAC portion

The DAC portion is based on the delta-sigma modulator, which consists of an 8-level amplitude quantizer and a 4th-order noise shaper. This section converts the oversampled input data to the 8-level delta-sigma format. A block diagram of the 8-level delta-sigma modulator is shown in Figure 41. This 8-level delta-sigma modulator has the advantage of improved stability and clock jitter over the typical one-bit (2-level) delta-sigma modulator. The combined oversampling rate of the delta-sigma modulator and the internal 8× interpolation filter is 64 fs for all system clocks. The theoretical quantization noise performance of the 8-level delta-sigma modulator is shown in Figure 42.



Figure 41. 8-Level Delta-Sigma Modulator Block Diagram





system clock

The system clock for the PCM3010 must be 128 f_S , 192 f_S , 256 f_S , 384 f_S , 512 f_S or 768 f_S , where f_S is the audio sampling rate, 16 kHz to 192 kHz. The PCM3010 detects 128 f_S , 192 f_S , 256 f_S , 384 f_S , 512 f_S or 768 f_S automatically with the built-in circuit. Operation at the 192-kHz sampling rate is available on the DAC only, and when a system clock of 128 f_S or 192 f_S is detected, the ADC is disabled (DOUT = LOW). Table 1 lists the typical system clock frequency, and Figure 44 illustrates the system clock timing.

SAMPLING RATE	SYSTEM CLOCK FREQUENCY – MHz								
FREQUENCY (f _S) – LRCK	128 f _S	192 f _S	256 fS	384 fS	512 f _S	768 f _S			
32 kHz	-	-	8.192	12.288	16.384	24.576			
44.1 kHz	-	-	11.2896	16.9344	22.5792	33.8688			
48 kHz	-	-	12.288	18.432	24.576	36.864			
96 kHz	_	_	24.576	36.864	49.152	_			
192 kHz	24.576†	36.864†	-	_	-	_			

Table 1. Typical System Clock

[†]DAC only.



system clock (continued)



	PARAMETER	MIN	MAX	UNIT
^t SCKH	System clock pulse duration HIGH	8		ns
^t SCKL	System clock pulse duration LOW	8		ns

Figure 44. System Clock Timing

power supply on, external reset, and power down

The PCM3010 has both an internal power-on reset circuit and an external reset circuit. The sequences for both resets are explained as follows.

Figure 45 is the timing diagram for the internal power-on reset. Two power-on reset circuits are implemented for $V_{CC}1$ and V_{DD} , respectively. Initialization (reset) occurs automatically when $V_{CC}1$ and V_{DD} exceed 4.0 V and 2.2 V, typically.

Internal reset is released 1024 SCKI clock cycles following the release from power-on reset, and the PCM3010 begins normal operation. $V_{OUT}L$ and $V_{OUT}R$ from the DAC are forced to the V_{COM} (= 0.5 V_{CC} 2) level as V_{CC} 2 rises. When synchronization between SCKI, BCK and LRCK is obtained while $V_{OUT}L$ and $V_{OUT}R$ go into the fade sequence and provide outputs corresponding to DIN after $t_{DACDLY1}$ = 2100/f_S following release from power-on reset. On the other hand, DOUT from the ADC provides an output corresponding to $V_{IN}L$ and $V_{IN}R$ after $t_{ADCDLY1}$ = 4500/f_S following release from power-on reset. If the synchronization is not held, the internal reset is not released and device operation remains in the power-down mode. After resynchronization, the DAC performs the fade-in sequence and the ADC resumes normal operation following internal initialization.

Figure 46 is the external-reset timing diagram. External forced reset, driving the PDWN pin LOW, puts the PCM3010 in the power-down mode, which is its lowest power-dissipation state.

When \overline{PDWN} transitions from HIGH to LOW while synchronization is maintained between SCKI, BCK, and LRCK, then $V_{OUT}L$ and $V_{OUT}R$ are faded out and forced to the V_{COM} (=0.5 V_{CC} 2) level after $t_{DACDLY1}$ = 2100/fs. At the same time as the internal reset becomes LOW, DOUT becomes ZERO, the PCM3010 enters into power-down mode. To enter into normal operation mode again, change PDWN to HIGH again. The reset sequence shown in Figure 45 occurs.

Notes:

- 1. A large popping noise may be generated on V_{OUT}L and V_{OUT}R when the power supply is turned off during normal operation.
- 2. To switch PDWN during fade in or fade out causes an immediate change between fade in and fade out.
- 3. To switch the control pins on the fly during normal operation can degrade analog performance. It is recommended that changing control pins, changing clocks, stopping clocks, turning power supplies off, etc., be done in the power-down mode.





power supply on, external reset and power down (continued)

Figure 46. DAC Output and ADC Output for External Reset (PDWN Pin)



PCM audio interface

Digital audio data is interfaced to the PCM3010 on LRCK (pin 10), BCK (pin 11), DIN (pin 12), and DOUT (pin 13). The PCM3010 can accept the following 16-bit and 24-bit formats. These formats are selected through FMT0 (pin 7) and FMT1 (pin 8), as shown in Table 2.

FMT1	FMT0	DAC DATA FORMAT	ADC DATA FORMAT
LOW	LOW	24-bit, MSB-first, right-justified	24-bit, MSB-first, left-justified
LOW	HIGH	16-bit, MSB-first, right-justified	24-bit, MSB-first, left-justified
HIGH	LOW	24-bit, MSB-first, left-justified	24-bit, MSB-first, left-justified
HIGH	HIGH	24-bit, MSB-first, I ² S	24-bit, MSB-first, I ² S

Table 2. Audio Data Format Select

The PCM3010 accepts two combinations of BCK and LRCK, 64 or 48 clocks of BCK in one clock of LRCK. The following figures illustrate audio data input/output format and timing.

FORMAT 0: FMT[1:0] = 00



ADC: 24-Bit, MSB-First, Left-Justified



FORMAT 1: FMT[1:0] = 01

DAC: 16-Bit, MSB-First, Right-Justified





Figure 47. Audio Data Input/Output Format



PCM audio interface (continued)

FORMAT 2: FMT[1:0] = 10



ADC: 24-Bit, MSB-First, Left-Justified



FORMAT 3: FMT[1:0] = 11





ADC: 24-Bit, MSB-First, I²S



Figure 48. Audio Data Input/Output Format (Continued)



PCM audio interface (continued)



	PARAMETER	MIN	MAX	UNIT
^t BCY	BCK pulse cycle time	80		ns
^t BCH	BCK pulse duration, HIGH	35		ns
^t BCL	BCK pulse duration, LOW	35		ns
^t BL	BCK rising edge to LRCK edge	10		ns
^t LB	LRCK edge to BCK rising edge	10		ns
^t LRP	LRCK pulse duration	2.1		μs
t _{DIS}	DIN setup time	10		ns
^t DIH	DIN hold time	10		ns
^t CKDO	DOUT delay time from BCK falling edge		20	ns
^t LRDO	DOUT delay time from LRCK edge		20	ns
^t R	Rising time of all signals		10	ns
tF	Falling time of all signals		10	ns

Figure 49. Audio Data Input/Output Timing

synchronization with digital audio system

The PCM3010 operates with LRCK and BCK synchronized to the system clock. The PCM3010 does not need a specific phase relationship between LRCK, BCK and the system clock, but does require the synchronization of LRCK, BCK, and the system clock.

If the relationship between system clock and LRCK changes more than ± 6 BCKs during one sample period due to LRCK jitter, etc., internal operation of DAC halts within 6/f_S, and the analog output is forced to 0.5 V_{CC}2 until resynchronization between the system clock, LRCK, and BCK is completed and then t_{DACDLY2} elapses.

Internal operation of the ADC also halts within $6/f_S$, and the digital output is forced to a ZERO code until resynchronization between the system clock, LRCK, and BCK is completed, and then $t_{ADCDLY2}$ elapses.

In the case of changes less than ± 5 BCKs, resynchronization does not occur and the previously described discontinuity in analog/digital output control does not occur.



synchronization with digital audio system (continued)

Figure 50 illustrates the DAC analog output and ADC digital output for loss of synchronization.

During undefined data, some noise may be generated in the audio signal. Also, the transition from normal to undefined data and from undefined or zero data to normal creates a data discontinuity on the analog and digital outputs, which may generate some noise in the audio signal.



Figure 50. DAC Output and ADC Output for Lost of Synchronization

de-emphasis control

DEMP1, **DEMP0**: De-emphasis control pins select the de-emphasis mode of the DACs as shown below.

DEMP1	DEMP0	DESCRIPTION
LOW	LOW	De-emphasis 44.1 kHz ON
LOW	HIGH	De-emphasis OFF
HIGH	LOW	De-emphasis 48 kHz ON
HIGH	HIGH	De-emphasis 32 kHz ON

test control

TEST: The TEST pin is used for device testing; it must be connected to DGND for normal operation.



typical circuit connection

The following figure illustrates typical circuit connection.



NOTES: A. 0.1 µF ceramic and 10 µF electrolytic capacitors typical, depending on power supply quality and pattern layout.

B. $0.1 \,\mu\text{F}$ ceramic and $10 \,\mu\text{F}$ electrolytic capacitors are recommended.

- C. 1 μ F electrolytic capacitor typical, gives 8-Hz cutoff frequency of input HPF in normal operation and gives settling time with 20 ms (1 μ F × 20 kΩ) time constant in power ON and power down OFF period.
- D. $10 \,\mu\text{F}$ electrolytic capacitor typical, gives 2-Hz cutoff frequency for $10 \cdot k\Omega$ post-LPF input resistance in normal operation and gives settling time with 100 ms ($10 \,\mu\text{F} \times 10 \,k\Omega$) time constant in power ON and power down OFF period.

design and layout considerations in application

power supply pins (V_{CC}1, V_{CC}2, V_{DD})

The digital and analog power supply lines to the PCM3010 should be bypassed to the corresponding ground pins, with $0.1-\mu$ F ceramic and $10-\mu$ F electrolytic capacitors as close to the pins as possible to maximize the dynamic performance of the ADC and the DAC.

Although the PCM3010 has three power lines to maximize the potential of dynamic performance, using one common 5-V power supply for V_{CC}1 and V_{CC}2 and a 3.3-V power supply, which is generated from the 5-V V_{CC}1 and V_{CC}2 power supply, for V_{DD}. This power supply arrangement is recommended to avoid unexpected power supply trouble, like latch-up or power supply sequencing problems.

grounding (AGND1, AGND2, DGND)

To maximize the dynamic performance of the PCM3010, the analog and digital grounds are not connected internally. These points should have very low impedance to avoid digital noise feeding back into the analog ground. They should be connected directly to each other under the connected parts to reduce the potential for noise problems.



V_{IN} pins

A 1- μ F electrolytic capacitor is recommended as an ac-coupling capacitor, which gives an 8-Hz cutoff frequency. If a higher full-scale input voltage is required, it can be adjusted by adding only one series resistor to each V_{IN} pin.

V_{REF}1, V_{REF}2 pins

A 0.1- μ F ceramic capacitor and a 10- μ F electrolytic capacitor are recommended between V_{REF}1, V_{REF}2, and AGND1 to ensure low source impedance of the ADC references. These capacitors should be located as close as possible to the V_{REF}1 and V_{REF}2 pins and the AGND1 pin to reduce dynamic errors on the ADC references.

V_{COM} pin

A 0.1- μ F ceramic capacitor and a 10- μ F electrolytic capacitor are recommended between V_{COM} and AGND2 to ensure low source impedance of the DAC common voltage. These capacitors should be located as close as possible to the V_{COM} pin to reduce dynamic errors on the DAC common voltage.

system clock

The quality of SCKI may influence dynamic performance, as the PCM3010 (both DAC and ADC) operates based on SCKI. Therefore, it may be necessary to consider the jitter, duty cycle, rise and fall time, etc., of the system clock.

reset control

If large capacitors (more than 22 μ F) are used on V_{REF}1, V_{REF}2, and V_{COM}, external reset control by PDWN = LOW is required after the V_{REF}1, V_{REF}2, and V_{COM} transient response settles.

external mute control

To eliminate the clicking noise which is generated by DAC output dc level change during power-down ON/OFF control, external mute control is generally required. The recommended control sequence is: external mute ON, codec power down ON, SCKI stop and restart if necessary, codec power down OFF, and external mute OFF.



MECHANICAL DATA

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PCM3010DB	ACTIVE	SSOP	DB	24	58	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM3010	Samples
PCM3010DBG4	ACTIVE	SSOP	DB	24	58	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM3010	Samples
PCM3010DBR	ACTIVE	SSOP	DB	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM3010	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All	dimensions	are	nominal	
------	------------	-----	---------	--

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM3010DBR	SSOP	DB	24	2000	330.0	17.4	8.5	8.6	2.4	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Device Package Type		Pins SPQ		Length (mm)	Width (mm)	Height (mm)
PCM3010DBR	SSOP	DB	24	2000	336.6	336.6	28.6



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PCM3010DB	DB	SSOP	24	58	530	10.5	4000	4.1
PCM3010DB	DB	SSOP	24	58	500	10.6	500	9.6
PCM3010DBG4	DB	SSOP	24	58	530	10.5	4000	4.1
PCM3010DBG4	DB	SSOP	24	58	500	10.6	500	9.6

MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated