
SCLS150C - DECEMBER 1982 - REVISED MARCH 2003


- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 11 ns



CLKAB	$ _1 \cup$	24	] v <sub>cc</sub>
SAB [	2	23	CLKBA
DIR [	3	22	] SBA
A1 [	4	21	] <u>OE</u>
A2 [	5	20	] B1
A3 [	6	19	] B2
A4 [	7	18	] B3
A5 [	8	17	] B4
A6 [	9	16	] B5
A7 [	10	15	] B6
A8 [	11	14	] B7
GND [	12	13	] B8

• ±6-mA Output Drive at 5 V

- Low Input Current of 1 μA Max
- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths



NC - No internal connection

### description/ordering information

The 'HC646 devices consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'HC646 devices.

Output-enable ( $\overline{OE}$ ) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port may be stored in either or both registers.

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when  $\overline{OE}$  is active (low). In the isolation mode ( $\overline{OE}$  high), A data may be stored in one register and/or B data may be stored in the other register.

		-		
TA	PACKA	3E†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – NT	Tube	SN74HC646NT	SN74HC646NT
–40°C to 85°C	SOIC - DW	Tube	SN74HC646DW	HC646
	50IC - DW	Tape and reel	SN74HC646DWR	
	CDIP – JT	Tube	SNJ54HC646JT	SNJ54HC646JT
–55°C to 125°C	CFP – W	Tube	SNJ54HC646W	SNJ54HC646W
	LCCC – FK	Tube	SNJ54HC646FK	SNJ54HC646FK

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2003, Texas Instruments Incorporated

SCLS150C - DECEMBER 1982 - REVISED MARCH 2003

### description/ordering information (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

When an output function is disabled, the input function is still enabled and can be used to store data. Only one of the two buses, A or B, may be driven at a time.

		INP	UTS			DAT	A I/O	
OE	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1–B8	OPERATION OR FUNCTION
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified <sup>†</sup>	Store A, B unspecified <sup>†</sup>
Х	Х	Х	$\uparrow$	х	Х	Unspecified <sup>†</sup>	Input	Store B, A unspecified <sup>†</sup>
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data
Н	Х	H or L	H or L	Х	Х	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Х	Н	Output	Input	Stored B data to A bus
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	н	H or L	Х	н	Х	Input	Output	Stored A data to B bus


FUNCTION TABLE

<sup>†</sup> The data-output functions can be enabled or disabled by various signals at OE and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.





SCLS150C - DECEMBER 1982 - REVISED MARCH 2003




Pin numbers shown are for the DW, JT, NT, and W packages.





SCLS150C – DECEMBER 1982 – REVISED MARCH 2003

logic diagram (positive logic)



**To Seven Other Channels** 

Pin numbers shown are for the DW, JT, NT, and W packages.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, IIK (VI < 0 or VI > VCC) (see Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DW package	46°C/W
(see Note 3): NT package	67°C/W
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-3.



SCLS150C - DECEMBER 1982 - REVISED MARCH 2003

### recommended operating conditions (see Note 4)

			SN	154HC64	46	SN	174HC64	ŀ6	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		$V_{CC} = 2 V$	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		ACC = 6 A	4.2		W	4.2			
		$V_{CC} = 2 V$			0.5			0.5	
VIL	Low-level input voltage	$V_{CC} = 4.5 V$		2	1.35			1.35	V
		ACC = 6 A		5	1.8			1.8	
VI	Input voltage		0	20	VCC	0		VCC	V
VO	Output voltage		0	)	VCC	0		VCC	V
		$V_{CC} = 2 V$	Q		1000			1000	
t <sub>t</sub>	Input transition (rise and fall) time	$V_{CC} = 4.5 V$			500			500	ns
		VCC = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	AMETER	TEST CO	NDITIONS	Vee	Т	A = 25°C	;	SN54H	IC646	SN74H	C646	UNIT
PAR/	AWEIER	TEST CC	INDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
				2 V	1.9	1.998		1.9		1.9		
			I <sub>OH</sub> = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
VOH		$V_I = V_{IH} \text{ or } V_{IL}$		6 V	5.9	5.999		5.9		5.9		V
			IOH = -6 mA	4.5 V	3.98	4.3		3.7	2	3.84		
			I <sub>OH</sub> = -7.8 mA	6 V	5.48	5.8		5.2	IE I	5.34		
				2 V		0.002	0.1		0.1		0.1	
			I <sub>OL</sub> = 20 μA	4.5 V		0.001	0.1		0.1		0.1	
VOL		$V_I = V_{IH} \text{ or } V_{IL}$		6 V		0.001	0.1	20	0.1		0.1	V
			I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26	20	0.4		0.33	
			I <sub>OL</sub> = 7.8 mA	6 V		0.15	0.26	40	0.4		0.33	
Ц	Control inputs	$V_{I} = V_{CC} \text{ or } 0$		6 V		±0.1	±100		±1000		±1000	nA
IOZ	A or B	$V_{O} = V_{CC} \text{ or } 0$		6 V		±0.01	±0.5		±10		±5	μΑ
ICC		$V_I = V_{CC} \text{ or } 0,$	I <sup>O</sup> = 0	6 V			8		160		80	μA
Ci	Control inputs			2 V to 6 V		3	10		10		10	pF



SCLS150C – DECEMBER 1982 – REVISED MARCH 2003

### timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		N.	T <sub>A</sub> = 2	25°C	SN54H	IC646	SN74H	IC646	
		Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V		6		4.3		5.5	
fclock	Clock frequency	4.5 V		31		22		27	MHz
		6 V		36		25		31	
		2 V	80		115	IEI,	95		
tw	Pulse duration, CLKBA or CLKAB high or low	4.5 V	16		23	EL	19		ns
		6 V	14		20	2	16		
		2 V	100		150	2	125		
t <sub>su</sub>	Setup time, A before CLKAB $\uparrow$ or B before CLKBA $\uparrow$	4.5 V	20		30		25		ns
		6 V	17		26		21		
		2 V	5		5		5		
th	Hold time, A after CLKAB $\uparrow$ or B after CLKBA $\uparrow$	4.5 V	5		5		5		ns
		6 V	5		5		5		

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCLS150C - DECEMBER 1982 - REVISED MARCH 2003

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	Vaa	T,	4 = 25°C	;	SN54H	IC646	SN74H	C646	UNIT
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	6	11		4.4		5.5		
fmax			4.5 V	31	54		22		27		MHz
			6 V	36	64		25		31		
			2 V		65	180		270		225	
	CLKBA or CLKAB	A or B	4.5 V		18	36		54		45	
			6 V		14	31		46		38	
			2 V		50	135		205		170	
<sup>t</sup> pd	A or B	B or A	4.5 V		14	27		41		34	ns
			6 V		11	23		35		29	
			2 V		70	190		285		240	
	SBA or SAB <sup>†</sup>	A or B	4.5 V		20	38		57		48	
			6 V		16	32		48		41	
			2 V		85	245		370		305	
ten	OE	A or B	4.5 V		25	49	Dn.	74		61	ns
			6 V		20	42	701	63		52	
			2 V		85	245	łq	370		305	
<sup>t</sup> dis	OE	A or B	4.5 V		25	49		74		61	ns
			6 V		20	42		63		52	
			2 V		80	245		370		305	
ten	DIR	A or B	4.5 V		25	49		74		61	ns
			6 V		20	42		63		52	
			2 V		80	245		370		305	
<sup>t</sup> dis	DIR	A or B	4.5 V		25	49		74		61	ns
			6 V		20	42		63		52	
			2 V		28	60		90		75	
tt		Any	4.5 V		8	12		18		15	ns
			6 V		6	10		15		13	

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.



SCLS150C - DECEMBER 1982 - REVISED MARCH 2003

# switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	Vee	ТА	. = 25°C	;	SN54H	HC646	SN74H	C646	LINUT															
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT															
			2 V		90	265		400		330																
	CLKBA or CLKAB	A or B	4.5 V		24	53		80		66																
			6 V		20	46		68		57																
			2 V		70	220		335		280																
<sup>t</sup> pd	A or B	B or A	4.5 V		20	44		67		56	ns															
			6 V		15	38		57		49																
		A or B	2 V		80	275		415		345																
	SBA or SAB†		4.5 V		24	55		83		69																
			6 V		20	47	C,	70		60																
			2 V		113	330	201	500		410																
	OE	A or B	4.5 V		33	66	542	100		82																
+			6 V		27	57	1	85		71	ns															
ten			2 V		113	330		500		410	115															
	DIR	A or B	4.5 V		33	66		100		82																
			6 V		27	57		85		71																
			2 V		45	210		315		265																
tt		Any 4	Any 4	Any 4	Any	Any 4	Any 4	Any 4	Any	Any	Any	Any	Any	Any	Any	Any		4.5 V		17	42		63		53	ns
			6 V		13	36		53		43																

<sup>†</sup> These parameters are measured with the internal output state of the storage register opposite that of the bus input.


### operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
Cpd	Power dissipation capacitance	No load	50	pF



SCLS150C - DECEMBER 1982 - REVISED MARCH 2003

### PARAMETER MEASUREMENT INFORMATION



- characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns, t<sub>f</sub> = 6 ns.
- D. For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H. tPLH and tPHL are the same as tpd.

Figure 2. Load Circuit and Voltage Waveforms





10-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC646DW	ACTIVE	SOIC	DW	24	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC646	Samples
SN74HC646DWR	ACTIVE	SOIC	DW	24	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC646	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

Texas **NSTRUMENTS** 

www.ti.com

### **TAPE AND REEL INFORMATION**





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal				
Device	Package	Package	SPQ	Reel

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC646DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC646DWR	SOIC	DW	24	2000	350.0	350.0	43.0



www.ti.com

5-Jan-2022

### TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74HC646DW	DW	SOIC	24	25	506.98	12.7	4826	6.6

DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated