## SN74AHC08Q-Q1 QUADRUPLE 2-INPUT POSITIVE-AND GATE

SGDS010C - SEPTEMBER 1998 - REVISED APRIL 2008

Qualified for Automotive Applications

- Operating Range 2-V to 5.5-V V<sub>CC</sub>
- EPIC<sup>™</sup> (Enhanced-Performance Implanted CMOS) Process
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

#### D OR PW PACKAGE (TOP VIEW) 14 🛮 V<sub>CC</sub> 1A [ 1B **∏** 2 13 **1** 4B 1Y 🛮 3 12 ∏ 4A 2A 🛮 11 🛮 4Y 10 **∏** 3B 2В Г 9 🛮 3A 2Y 🛮 6 8 🛛 3Y GND L

## description

This device is a quadruple 2-input positive-AND gate that performs the Boolean function  $Y = A \bullet B$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

#### ORDERING INFORMATION<sup>†</sup>

T <sub>A</sub>	PACK	AGE <sup>‡</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 to 40500	SOIC - D	Tape and reel	SN74AHC08QDRQ1	AHC08Q
-40°C to 125°C	TSSOP – PW	Tape and reel	SN74AHC08QPWRQ1	HA08Q

<sup>&</sup>lt;sup>†</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

## FUNCTION TABLE (each gate)

INPL	JTS	OUTPUT
Α	В	Y
Н	Н	Н
L	Χ	L
Х	L	L

#### logic diagram (positive logic)





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



1

<sup>&</sup>lt;sup>‡</sup> Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

SGDS010C - SEPTEMBER 1998 - REVISED APRIL 2008

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Output voltage range, V <sub>O</sub> (see Note 1)	$\cdots$ -0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}(V_I < 0)$	–20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ )	±20 mA
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V <sub>CC</sub> or GND	±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	86°C/W
PW package	113°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		2	5.5	V	
		V <sub>CC</sub> = 2 V	1.5			
$V_{IH}$	High-level input voltage	V <sub>CC</sub> = 3 V	2.1		V	
		$V_{CC} = 5.5 \text{ V}$	3.85			
		V <sub>CC</sub> = 2 V		0.5		
$V_{IL}$	Low-level input voltage V <sub>CC</sub> = 3 V			0.9	V	
		V <sub>CC</sub> = 5.5 V		1.65		
VI	Input voltage					
Vo	Output voltage		0	$V_{CC}$	V	
		V <sub>CC</sub> = 2 V		-50	μΑ	
I <sub>OH</sub>	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4		
		$V_{CC} = 5 V \pm 0.5 V$		-8	mA	
		V <sub>CC</sub> = 2 V		50	μΑ	
$I_{OL}$	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4		
		$V_{CC} = 5 V \pm 0.5 V$		8	mA	
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	0.4	
Δt/Δv	Input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	ns/V	
T <sub>A</sub>	Operating free-air temperature	•	-40	125	°C	

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SGDS010C - SEPTEMBER 1998 - REVISED APRIL 2008

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS	V <sub>CC</sub>	T <sub>A</sub> = 25°C			T <sub>A</sub> = -		T <sub>A</sub> = -40°C TO 85°C		UNIT	
				MIN	TYP	MAX	MIN	MAX	MIN	MAX		
			2 V	1.9	2		1.9		1.9			
		$I_{OH} = -50 \mu A$	3 V	2.9	3		2.9		2.9			
V <sub>OH</sub>			4.5 V	4.4	4.5		4.4		4.4		V	
		$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		2.48			
		I <sub>OH</sub> = -8 mA	4.5 V	3.94			3.8		3.8			
			2 V			0.1		0.1		0.1		
		$I_{OL} = 50 \mu A$	3 V			0.1		0.1		0.1		
V <sub>OL</sub>			4.5 V			0.1		0.1		0.1	V	
		I <sub>OL</sub> = 4 mA	3 V			0.36		0.5		0.44		
		I <sub>OL</sub> = 8 mA	4.5 V			0.36		0.5		0.44		
I <sub>I</sub>	A or B inputs	V <sub>I</sub> = 5.5 V or GND	0 V to 5.5 V			±0.1		±1		±1	μΑ	
I <sub>CC</sub>		$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ	
C <sub>i</sub>		$V_I = V_{CC}$ or GND	5 V		4	10					pF	

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)			T <sub>A</sub> = 25°C			T <sub>A</sub> = -40°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C	
	(INPUT)	(001701)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A == D	V	0 15 5		6.2	8.8	1	10.5	1	10.5	
t <sub>PHL</sub>	A or B	Y	$C_L = 15 pF$		6.2	8.8	1	10.5	1	10.5	ns
t <sub>PLH</sub>	A or B	V	C <sub>I</sub> = 50 pF		8.7	12.3	1	14	1	14	20
t <sub>PHL</sub>	AOIB	1	CL = 50 pr		8.7	12.3	1	14	1	14	ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC}$ = 5 V $\pm$ 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	LOAD CAPACITANCE	T <sub>A</sub> = 25°C			T <sub>A</sub> = - TO 12		T <sub>A</sub> = - TO 8	UNIT	
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	A == D	V	0 45 = 5		4.3	5.9	1	7	1	7	
t <sub>PHL</sub>	A or B	Y	$C_L = 15 pF$		4.3	5.9	1	7	1	7	ns
t <sub>PLH</sub>	A or B	V	C 50 pE		5.8	7.9	1	9	1	9	ns
t <sub>PHL</sub>	AOIB	Ī	$C_L = 50 pF$		5.8	7.9	1	9	1	9	115

## noise characteristics, $V_{CC} = 5 \text{ V}$ , $C_L = 50 \text{ pF}$ , $T_A = 25^{\circ}\text{C}$ (see Note 4)

	PARAMETER	MIN	MAX	UNIT
V <sub>OL(P)</sub>	Quiet output, maximum dynamic V <sub>OL</sub>		0.8	V
V <sub>OL(V)</sub>	Quiet output, minimum dynamic V <sub>OL</sub>		-0.8	V
V <sub>IH(D)</sub>	High-level dynamic input voltage	3.5		V
V <sub>IL(D)</sub>	Low-level dynamic input voltage		1.5	V

NOTE 4: Characteristics are for surface-mount packages only.




SGDS010C - SEPTEMBER 1998 - REVISED APRIL 2008

#### operating characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

	PARAMETER	TEST CO	ONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load,	f = 1 MHz	18	pF

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>1</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r \leq 3$  ns.  $t_f \leq 3$  ns.
- D. The outputs are measured one at a time, with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com 13-Dec-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AHC08QDRG4Q1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM		AHC08Q	Samples
SN74AHC08QDRQ1	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC08Q	Samples
SN74AHC08QPWRG4Q1	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08Q	Samples
SN74AHC08QPWRQ1	ACTIVE	TSSOP	PW	14	2000	RoHS & Non-Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HA08Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



## PACKAGE OPTION ADDENDUM

www.ti.com 13-Dec-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC08QPWRG4Q1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74AHC08QPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC08QPWRG4Q1	TSSOP	PW	14	2000	356.0	356.0	35.0
SN74AHC08QPWRQ1	TSSOP	PW	14	2000	356.0	356.0	35.0

## D (R-PDSO-G14)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated