

HD3SS3212x 双通道差分 2:1/1:2 USB3.1 复用器/解复用器


1 特性

- 提供面向支持 USB3.1 第 1 代和第 2 代数据传输速率的 USB Type-C™ 生态系统的复用器/解复用器解决方案
- 兼容 MIPI DSI/CSI、FPDLinkIII、LVDS 和 PCIE 的第 II 代和第 III 代
- 运行速率高达 10Gbps
- -3dB 差分带宽宽达 8GHz 以上
- 出色动态特性 (5GHz 时)
 - 串扰 = -32dB
 - 断开隔离 = -19dB
 - 插入损耗 = -1.6dB
 - 回波损耗 = -12dB
- 双向“复用/解复用”差分开关
- 支持 0 到 2V 共模电压
- 单电源电压 V_{CC} : 3.3V±10%
- 0°C 至 70°C 的商用温度范围 (HD3SS3212RKS)
- -40°C 至 85°C 的工业温度范围 (HD3SS3212IRKS)

2 应用

- USB Type-C™ 生态系统
- 台式机和笔记本个人电脑 (PC)
- 服务器/储存区网络
- PCI EXPRESS 背板
- 共享 I/O 端口
- FPDLinkII 和 FPDLinkIII 开关

4 简化电路原理图



3 说明

HD3SS3212 是一款高速双向无源开关，可采用复用或解复用两种配置，适用于支持 USB3.1 第 1 代和第 2 代数据传输速率的 USB Type-C™ 应用。该器件可通过控制引脚 SEL 在两个差分通道（端口 B 到端口 A，或者端口 C 到端口 A）间切换。


HD3SS3212 是一款通用模拟差分无源开关，可满足任何高速接口应用对于 0-2V 共模电压范围和差分幅值高达 1800mVpp 的差分信号的需求。该器件采用自适应跟踪，可确保信道在整个共模电压范围内保持不变。

该器件具有出色的动态特性，可在信号眼图衰减最小的情况下实现高速转换，并且附加抖动极少。该器件在工作模式下的功耗 < 2mW，关断模式下的功耗 < 20μW（可通过 OEn 引脚切换模式）。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
HD3SS3212	VQFN (20)	2.50mm × 4.50mm × 0.5mm 间距
HD3SS3212I		

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。



目录

1	特性	1	10.1	Overview	8
2	应用	1	10.2	Functional Block Diagram	8
3	说明	1	10.3	Feature Description	8
4	简化电路原理图	1	10.4	Device Functional Modes	9
5	修订历史记录	2	11	Application and Implementation	10
6	Device Comparison Table	3	11.1	Application Information	10
7	Pin Configuration and Functions	3	11.2	Typical Applications	13
8	Specifications	4	12	Power Supply Recommendations	17
	8.1 Absolute Maximum Ratings	4	13	Layout	17
	8.2 ESD Ratings	4	13.1	Layout Guidelines	17
	8.3 Recommended Operating Conditions	4	13.2	Layout Example	17
	8.4 Thermal Information	4	14	器件和文档支持	18
	8.5 Electrical Characteristics	5	14.1	相关链接	18
	8.6 High-Speed Performance Parameters	5	14.2	社区资源	18
	8.7 Switching Characteristics	6	14.3	商标	18
9	Parameter Measurement Information	6	14.4	静电放电警告	18
10	Detailed Description	8	14.5	术语表	18
			15	机械、封装和可订购信息	18

5 修订历史记录


日期	修订版本	注释
2015 年 5 月	*	首次发布。

6 Device Comparison Table

OPERATING TEMPERATURE (°C)	PACKAGE ⁽¹⁾⁽²⁾		ORDERABLE PART NUMBER
0 to 70	RKS	20 pins	HD3SS3212RKSR
-40 to 85	RKS	20 pins	HD3SS3212IRKSR

- (1) For the most current package and ordering information, see [机械、封装和可订购信息](#).
 (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

7 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
V _{CC}	6	P	3.3-V power
OEn	2	I	Active-low chip enable L: Normal operation H: Shutdown
A0p	3	I/O	Port A, channel 0, high-speed positive signal
A0n	4	I/O	Port A, channel 0, high-speed negative signal
GND	5, 11, 20	G	Ground
A1p	7	I/O	Port A, channel 1, high-speed positive signal
A1n	8	I/O	Port A, channel 1, high-speed negative signal
SEL	9	I	Port select pin. Internally tied to GND via 100-kΩ resistor. L: Port A to Port B H: Port A to Port C
C1n	12	I/O	Port C, channel 1, high-speed negative signal (connector side)
C1p	13	I/O	Port C, channel 1, high-speed positive signal (connector side)
C0n	14	I/O	Port C, channel 0, high-speed negative signal (connector side)
C0p	15	I/O	Port C, channel 0, high-speed positive signal (connector side)
B1n	16	I/O	Port B, channel 1, high-speed negative signal (connector side)
B1p	17	I/O	Port B, channel 1, high-speed positive signal (connector side)
B0n	18	I/O	Port B, channel 0, high-speed negative signal (connector side)
B0p	19	I/O	Port B, channel 0, high-speed positive signal (connector side)
NC	1, 10	NC	These are no connect pins but can be tied to V _{CC} or GND

- (1) The high-speed data ports incorporate 20-kΩ pulldown resistors that are switched in when a port is not selected and switched out when the port is selected.

8 Specifications

8.1 Absolute Maximum Ratings

 see ⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	4	V
Voltage	Differential I/O	-0.5	2.5	
	Control pins	-0.5	$V_{CC} + 0.5$	
T_{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	3.6	V
V_{ih}	Input high voltage (SEL, OEn pins)	2	V_{CC}	V
V_{il}	Input low voltage (SEL, OEn pins)	-0.1	0.8	V
V_{diff}	High-speed signal pins differential voltage	0	1.8	V_{pp}
V_{cm}	High speed signal pins common mode voltage	0	2	V
T_A	Operating free-air/ambient temperature	HD3SS3212RKS	0	70
		HD3SS3212IRKS	-40	85

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾		HD3SS3212	UNIT
		RKS (VQFN)	
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	46.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	41.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	4.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	17.6	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	1.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	17.6	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/zip/Spra953).

8.5 Electrical Characteristics

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC}	Device active current	$V_{CC} = 3.3\text{ V}$, $OEn = 0$		0.6	0.8	mA
I_{STDN}	Device shutdown current	$V_{CC} = 3.3\text{ V}$, $OEn = V_{CC}$		5	20	μA
C_{ON}	Output ON capacitance			0.6		pF
C_{OFF}	Output OFF capacitance			0.8		pF
R_{ON}	Output ON resistance	$V_{CC} = 3.3\text{ V}$; $V_{CM} = 0$ to 2 V ; $IO = -8\text{ mA}$		5	8	Ω
ΔR_{ON}	On-resistance match between pairs of the same channel	$V_{CC} = 3.3\text{ V}$; $-0.35\text{ V} \leq V_{IN} \leq 2.35\text{ V}$; $IO = -8\text{ mA}$			0.5	Ω
R_{FLAT_ON}	On-resistance flatness $R_{ON}(\text{MAX}) - R_{ON}(\text{MAIN})$	$V_{CC} = 3.3\text{ V}$; $-0.35\text{ V} \leq V_{IN} \leq 2.35\text{ V}$			1	Ω
I_{IH_CTRL}	Input high current, control pins (SEL, OEn)				1	μA
I_{IL_CTRL}	Input low current, control pins (SEL, OEn)				1	μA
I_{IH_HS}	Input high current, high-speed pins [Ax/Bx/Cx][p/n]	$V_{IN} = 2\text{ V}$ for selected port, A and B with SEL = 0, and A and C with SEL = V_{CC}			1	μA
I_{IH_HS}	Input high current, high-speed pins [Ax/Bx/Cx][p/n]	$V_{IN} = 2\text{ V}$ for non-selected port, C with SEL = 0, and B with SEL = $V_{CC}^{(1)}$		100	140	μA
I_{IL_HS}	Input low current, high-speed pins [Ax/Bx/Cx][p/n]				1	μA

(1) There is a 20-k Ω pull-down in non-selected port.

8.6 High-Speed Performance Parameters

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
I_L	Differential insertion loss	$f = 0.3\text{ MHz}$		-0.5	dB
		$f = 0.625\text{ MHz}$		-0.55	
		$f = 2.5\text{ GHz}$		-0.8	
		$f = 4\text{ GHz}$		-1.4	
		$f = 5\text{ GHz}$		-1.6	
BW	-3-dB bandwidth		8		GHz
R_L	Differential return loss	$f = 0.3\text{ MHz}$		-25	dB
		$f = 2.5\text{ GHz}$		-13	
		$f = 4\text{ GHz}$		-13	
		$f = 5\text{ GHz}$		-12	
O_{IRR}	Differential OFF isolation	$f = 0.3\text{ MHz}$		-75	dB
		$f = 2.5\text{ GHz}$		-23	
		$f = 4\text{ GHz}$		-19	
		$f = 5\text{ GHz}$		-19	
X_{TALK}	Differential crosstalk	$f = 0.3\text{ MHz}$		-90	dB
		$f = 2.5\text{ GHz}$		-35	
		$f = 4\text{ GHz}$		-32.5	
		$f = 5\text{ GHz}$		-32	

8.7 Switching Characteristics

PARAMETER		MIN	TYP	MAX	UNIT
t_{PD}	Switch propagation delay (see Figure 3)			80	ps
t_{SW_ON}	Switching time SEL-to-Switch ON (see Figure 2)			0.5	μ s
t_{SW_OFF}	Switching time SEL-to-Switch OFF (see Figure 2)			0.5	μ s
t_{SK_INTRA}	Intra-pair output skew (see Figure 3)			6	ps
t_{SK_INTER}	Inter-pair output skew (see Figure 3)			20	ps

9 Parameter Measurement Information




Figure 1. Test Setup




Figure 2. Switch On and Off Timing Diagram

Parameter Measurement Information (continued)




Figure 3. Timing Diagrams and Test Setup


10 Detailed Description

10.1 Overview

The HD3SS3212 is a generic analog differential passive switch that can work for any high-speed interface applications requiring a common mode voltage range of 0 to 2 V and differential signaling with differential amplitude up to 1800 mVpp. It employs adaptive tracking that ensures the channel remains unchanged for the entire common mode voltage range.

Excellent dynamic characteristics of the device allow high-speed switching with minimum attenuation to the signal eye diagram with very little added jitter. It consumes <2 mW of power when operational and has a shutdown mode exercisable by OEn pin resulting <20 μ W.

10.2 Functional Block Diagram



10.3 Feature Description

10.3.1 Output Enable and Power Savings

The HD3SS3212 has two power modes, active/normal operating mode and standby/shutdown mode. During standby mode, the device consumes very-little current to save the maximum power. To enter standby mode, the OEn control pin is pulled high through a resistor and must remain high. For active/normal operation, the OEn control pin should be pulled low to GND or dynamically controlled to switch between H or L.

HD3SS3212 consumes <2 mW of power when operational and has a shutdown mode exercisable by the EN pin resulting <20 μ W.

10.4 Device Functional Modes

Table 1. Port Select Control Logic⁽¹⁾

Port A Channel	Port B or Port C Channel Connected to Port A Channel	
	SEL = L	SEL = H
A0p	B0p	C0p
A0n	B0n	C0n
A1p	B1p	C1p
A1n	B1n	C1n

- (1) The HD3SS3212 can tolerate polarity inversions for all differential signals on Ports A, B, and C. Take care to ensure the same polarity is maintained on Port A versus Ports B/C.

11 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The HD3SS3212 is a generic 2-channel high-speed mux/demux type of switch that can be used for routing high-speed signals between two different locations on a circuit board. The HD3SS3212 supports several high-speed data protocols with a differential amplitude of <math><2.0\text{ V}</math>, as with USB 3.0 and DisplayPort 1.2. The device's one select input (SEL) pin can easily be controlled by an available GPIO pin within a system or from a microcontroller.

The HD3SS3212 with its adaptive common mode tracking technology can support applications where the common mode is different between the RX and TX pair. The two USB3.1 Type C connector applications show both a host and device side. The cable between the two connectors swivels the pairs to properly route the signals to the correct pin. The other applications are more generic because different connectors can be used.

Many interfaces require AC coupling between the transmitter and receiver. The 0402 capacitors are the preferred option to provide AC coupling; 0603 size capacitors also work. Avoid the 0805 size capacitors and C-packs. When placing AC coupling capacitors, symmetric placement is best. A capacitor value of $0.1\ \mu\text{F}$ is best, and the value should match for the \pm signal pair. The designer should place them along the TX pairs on the system board, which are usually routed on the top layer of the board.

The AC coupling capacitors have several placement options. Because the switch requires a bias voltage, the designer must place the capacitors on one side of the switch. If they are placed on both sides of the switch, a biasing voltage should be provided. [Figure 4](#) shows a few placement options. The coupling capacitors are placed between the switch and endpoint. In this situation, the switch is biased by the system/host controller.




Figure 4. AC Coupling Capacitors between Switch TX and Endpoint TX

In [Figure 5](#), the coupling capacitors are placed on the host transmit pair and endpoint transmit pair. In this situation, the switch on top is biased by the endpoint and the lower switch is biased by the host controller.

Application Information (continued)




Figure 5. AC Coupling Capacitors on Host TX and Endpoint TX

In the case where the common mode voltage in the system is higher than 2 V, the coupling capacitors are placed on both sides of the switch (shown in Figure 6). A biasing voltage of <2 V is required in this case.




Figure 6. AC Coupling Capacitors on Both Sides of Switch

The HD3SS3212 can be used with the USB Type C connector to support the connector's flip ability. Figure 7 provides the generic location for the AC coupling capacitors for this application.

Application Information (continued)




Figure 7. AC Coupling Capacitors for USB Type C

11.2 Typical Applications

11.2.1 Down Facing Port for USB3.1 Type C




Figure 8. Down Facing Port for USB3.1 Type C Connector

11.2.1.1 Design Requirements

The HD3SS3212 can be designed into many different applications. All the applications have certain requirements for the system to work properly. The HD3SS3212 requires 3.3-V $\pm 10\%$ V_{CC} rail. The OEn pin must be low for device to work otherwise it disables the outputs. This pin can be driven by a processor. The expectation is that one side of the device has AC coupling capacitors. Table 2 provides information on expected values to perform properly.

Table 2. Design Parameters

DESIGN PARAMETER	VALUE
V_{CC}	3.3 V
AXp/n, BXp/n, CXp/n CM input voltage	0 to 2 V
Control/OEn pin max voltage for low	0.8 V
Control/OEn pin min voltage for high	2.0 V
AC coupling capacitor	100 nF
R_{BIAS} (Figure 8) when needed	1 k Ω

11.2.1.2 Detailed Design Procedure

The HD3SS3212 is a high-speed passive switch device that can behave as a mux or demux. Because this is a passive switch, signal integrity is important because the device provides no signal conditioning capability. The device can support 2 to 3 inches of board trace and a connector on either end.

To design in the HD3SS3212, the designer needs to understand the following.

- Determine the loss profile between circuits that are to be muxed or demuxed.
- Provide clean impedance and electrical length matched board traces.
- Depending upon the application, determine the best place to put the 100-nF coupling capacitor.
- Provide a control signal for the SEL and OEn pins.
- The thermal pad must be connected to ground.

- See the application schematics on recommended decouple capacitors from V_{CC} pins to ground

11.2.1.3 Application Curves




Figure 9. 10 Gbps Source Eye Diagram




Figure 10. 10 Gbps Output Eye Diagram

11.2.2 Up Facing Port for USB3.1 Type C




Figure 11. Up Facing Port for USB3.1 USB Type-C Connector

11.2.3 PCIE/SATA/USB




Figure 12. PCIE Motherboard

11.2.4 PCIE/eSATA




Figure 13. PCIE and eSATA Combo

11.2.5 USB/eSATA




Figure 14. eSATA and USB 3.0 Combo Connector

11.2.6 MIPI Camera Serial Interface




Figure 15. CSI Camera Array

12 Power Supply Recommendations

The HD3SS3212 does not require a power supply sequence. However, TI recommends that OEn is asserted low after device supply V_{CC} is stable and in specification. TI also recommends to place ample decoupling capacitors at the device V_{CC} near the pin.

13 Layout

13.1 Layout Guidelines

On a high-K board, TI always recommends to solder the PowerPAD™ onto the thermal land. A thermal land is the area of solder-tinned-copper underneath the PowerPAD package. On a high-K board, the HD3SS3212 can operate over the full temperature range by soldering the PowerPAD onto the thermal land without vias.

On a low-K board, for the device to operate across the temperature range, the designer must use a 1-oz Cu trace connecting the GND pins to the thermal land. A general PCB design guide for PowerPAD packages is provided in *PowerPAD Thermally-Enhanced Package*, [SLMA002](#).

13.2 Layout Example




Figure 16. HD3SS3212 Basic Layout Example for Application Shown in *Down Facing Port for USB3.1 Type C*

14 器件和文档支持

14.1 相关链接

以下表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 3. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
HD3SS3212	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
HD3SS3212I	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

14.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

14.3 商标

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

14.4 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

14.5 术语表

SLYZ022 — *TI 术语表*。

这份术语表列出并解释术语、首字母缩略词和定义。

15 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
HD3SS3212IRKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HD3212I	Samples
HD3SS3212IRKST	ACTIVE	VQFN	RKS	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	HD3212I	Samples
HD3SS3212RKSR	ACTIVE	VQFN	RKS	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HDS3212	Samples
HD3SS3212RKST	ACTIVE	VQFN	RKS	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	HDS3212	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW


RKS 20

VQFN - 1 mm max height


2.5 x 4.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226872/A



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE STENCIL DESIGN

RKS0020A

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 83% PRINTED SOLDER COVERAGE BY AREA
 SCALE:25X

4222490/B 02/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司