SN54ALVTH16374, SN74ALVTH16374

www.ti.com

RUMENTS

2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SN54ALVTH16374...WD PACKAGE

SN74ALVTH16374...DGG, DGV, OR DL PACKAGE

SCES068G-JUNE 1996-REVISED NOVEMBER 2006

FEATURES

- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus[™] Design for 2.5-V and 3.3-V Operation and Low Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{cc})
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- High Drive (-24/24 mA at 2.5-V V_{cc} and -32/64 mA at 3.3-V)
- Power Off Disables Outputs, Permitting Live Insertion
- High-Impedance State During Power Up and **Power Down Prevents Driver Conflict**
- Uses Bus Hold on Data Inputs in Place of **External Pullup/Pulldown Resistors to Prevent** the Bus From Floating
- Auto3-State Eliminates Bus Current Loading When Output Exceeds V_{CC} + 0.5 V
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- ESD Protection
 - Exceeds 2000 V Per MIL-STD-883, Method 3015
 - Exceeds 200 V Using Machine Model
 - Exceeds 1000 V Using Charged-Device Model, Robotic Method
- Flow-Through Architecture Facilitates Printed **Circuit Board Layout**
- Distributed V_{cc} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

DESCRIPTION/ORDERING INFORMATION

The 'ALVTH16374 devices are 16-bit edge-triggered D-type flip-flops with 3-state outputs designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK), the flip-flops store the logic levels set up at the data (D) inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

	(TOP VI	EW)
1 <u>0</u> [1	48] 1CLK
1Q1 [2	47] 1D1
1Q2 [3	46] 1D2
GND [4	45	GND
1Q3 [5	44] 1D3
1Q4 [6	43] 1D4
V _{cc} [7	42] V _{cc}
1Q5 [8	41] 1D5
1Q6 [9	40] 1D6
GND [10	39	GND
1Q7 [11	38] 1D7
1Q8 [12	37] 1D8
2Q1 [13	36] 2D1
2Q2 [14	35] 2D2
GND [15	34	GND
2Q3 [16	33] 2D3
2Q4 [17	32] 2D4
V _{cc} [18	31] V _{cc}
2Q5 [19	30	2D5
2Q6 [20	29] 2D6
GND [21	28	GND
2Q7 [22	27] 2D7
2Q8 [23	26] 2D8
20E [24	25] 2CLK



SCES068G-JUNE 1996-REVISED NOVEMBER 2006

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the flip-flop. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When V_{CC} is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ALVTH16374 is characterized for operation over the full military temperature range of -55°C to 125°C.

The SN74ALVTH16374 is characterized for operation from -40°C to 85°C.

T _A	P	ACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Reel of 2000	74ALVTH16374GRE4	
	1330P - DGG	Reel of 2000	SN74ALVTH16374GR	
		Deal of 2000	74ALVTH16374VRE4	
4000 to 0500	TVSOP – DGV	Reel of 2000	SN74ALVTH16374VR	
–40°C to 85°C		Tube of 05	74ALVTH16374DL	
		Tube of 25	SN74ALVTH16374DLG4	
	SSOP – DL	Deal of 1000	SN74ALVTH16374DLR	
		Reel of 1000	SN74ALVTH16374DLRG4	

ORDERING INFORMATION



SCES068G-JUNE 1996-REVISED NOVEMBER 2006

		ZQL PACKAGE (TOP VIEW)							
		1	2	3	4	5	6	_	
A	$\left(\right)$	С	\bigcirc	С	С	С	С		
в		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
С		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
D		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
Е		\bigcirc	\bigcirc			\bigcirc	\bigcirc		
F		\bigcirc	\bigcirc			\bigcirc	\bigcirc		
G		С	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
н		\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
J		\bigcirc	\bigcirc	\bigcirc	\bigcirc	С	С		
κ		С	С	\bigcirc	\bigcirc	\bigcirc	\bigcirc		
	~								

TERMINAL ASSIGNMENTS⁽¹⁾

	1	2	3	4	5	6
Α	1 0E	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V _{CC}	V _{CC}	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
К	2 0E	NC	NC	NC	NC	2CLK

(1) NC – No internal connection


FUNCTION TABLE (each 8-bit section)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	H or L	Х	Q_0
Н	Х	Х	Z


SCES068G-JUNE 1996-REVISED NOVEMBER 2006



LOGIC DIAGRAM (POSITIVE LOGIC)



To Seven Other Channels



To Seven Other Channels

Pin numbers shown are for the DGG, DL, and WD packages.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the high-impedance	-0.5	7	V	
Vo	Voltage range applied to any output in the high state ⁽²⁾		-0.5	7	V
	O dead arrest in the law state	SN54ALVTH16374 ⁽³⁾		96	
I _O	Output current in the low state	SN74ALVTH16374		128	mA
	O dead among the bight state	SN54ALVTH16374 ⁽³⁾		-48	
I _O	Output current in the high state	SN74ALVTH16374		-64	mA
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
Ι _{ΟΚ}	Output clamp current	V _O < 0		-50	mA
		DGG package		89	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		93	°C/W
		DL package		94	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

Product preview (3)

The package thermal impedance is calculated in accordance with JESD 51. (4)

SCES068G-JUNE 1996-REVISED NOVEMBER 2006

Recommended Operating Conditions⁽¹⁾

 $V_{\rm CC}$ = 2.5 V ± 0.2 V

			SN54A	LVTH16	374 ⁽²⁾	SN74AL	VTH163	374	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		2.3		2.7	2.3		2.7	V
V _{IH}	High-level input voltage		1.7			1.7			V
V _{IL}	Low-level input voltage				0.7			0.7	V
VI	Input voltage		0	V _{CC}	5.5	0	V_{CC}	5.5	V
I _{OH}	High-level output current				-6			-8	mA
	Low-level output current				6			8	
I _{OL}	Low-level output current; current duty cycle	≤ 50%; f ≥ 1 kHz			18			24	mA
Δt/Δv	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
T _A	Operating free-air temperature		-55		125	-40		85	°C

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

(2) Product preview

Recommended Operating Conditions⁽¹⁾

 $V_{\rm CC}$ = 3.3 V ± 0.3 V

			SN54A	LVTH163	374 ⁽²⁾	SN74A	LVTH16	374	
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage		2			2			V
V _{IL}	Low-level input voltage				0.8			0.8	V
VI	Input voltage		0	V _{CC}	5.5	0	V_{CC}	5.5	V
I _{OH}	High-level output current				-24			-32	mA
	Low-level output current				24			32	
IOL	Low-level output current; current duty	cycle ≤ 50%; f ≥ 1 kHz			48			64	mA
$\Delta t / \Delta v$	Input transition rise or fall rate	Outputs enabled			10			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate		200			200			μs/V
T _A	Operating free-air temperature		-55		125	-40		85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

(2) Product preview

SCES068G-JUNE 1996-REVISED NOVEMBER 2006

Electrical Characteristics

over operating free-air temperature range V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

	PARAMETER	TEST	ONDITIONS	SN54AL	VTH1637	74 ⁽¹⁾	SN74ALV	/TH1637	4	UNIT
	PARAMETER	1251 0	UNDITIONS	MIN	TYP ⁽²⁾	MAX	MIN	TYP ⁽²⁾	MAX	UNIT
∕ _{IK}		V _{CC} = 2.3 V,	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 2.3 \text{ V to } 2.7$	′ V, I _{OH} = –100 μA	V _{CC} – 0.2			$V_{CC} - 0.2$			
√ _{ОН}		V _{CC} = 2.3 V	I _{OH} = -6 mA	1.8						V
		$v_{\rm CC} = 2.3 v$	I _{OH} = -8 mA				1.8			
		V _{CC} = 2.3 V to 2.7	′ V, I _{OL} = 100 μA			0.2			0.2	
			$I_{OL} = 6 \text{ mA}$			0.4				
/ _{OL}			I _{OL} = 8 mA						0.4	V
		$V_{CC} = 2.3 V$	I _{OL} = 18 mA			0.5				
			I _{OL} = 24 mA						0.5	
	Constral in suits	V _{CC} = 2.7 V,	$V_I = V_{CC}$ or GND			±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V			10			10	
I			V _I = 5.5 V			10			10	μA
	Data inputs $V_{CC} = 2.7$	$V_{CC} = 2.7 V$	$V_I = V_{CC}$			1			1	
			V ₁ = 0			-5			-5	
off		$V_{CC} = 0,$ V ₁ or V ₀ = 0 to 4.5	5 V						±100	μA
BHL	3)		V _I = 0.7 V		115			115		μA
внн		V _{CC} = 2.3 V,	V _I = 1.7 V		-10			-10		μA
BHLC	,(5)	$V_{CC} = 2.7 V,$	$V_{I} = 0$ to V_{CC}	300			300			μA
внно		V _{CC} = 2.7 V,	$V_{I} = 0$ to V_{CC}	-300			-300			μA
EX ⁽⁷⁾		V _{CC} = 2.3 V,	V _O = 5.5 V			125			125	μA
OZ(P	U/PD) ⁽⁸⁾	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = V_{I} = \text{GND or } V_{CC},$	$\frac{0.5}{OE}$ V to V _{CC} , \overline{OE} = don't care			±100			±100	μA
OZH		$V_{CC} = 2.7 V, V_{O} = V_{I} = 0.7 V \text{ or } 1.7 V$	2.3 V, /			5			5	μA
OZL		$V_{CC} = 2.7 V, V_{O} = V_{I} = 0.7 V \text{ or } 1.7 V$				-5			-5	μA
		V _{CC} = 2.7 V,	Outputs high		0.04	0.1			0.1	
СС		$I_{0} = 0,$	Outputs low		2.3	4.5			4.5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.04	0.1			0.1	
C _i		V _{CC} = 2.5 V,	V _I = 2.5 V or 0		3.5					pF
C _o		V _{CC} = 2.5 V,	$V_0 = 2.5 \text{ V or } 0$		6					pF

(1) Product preview

(2) All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (3) The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to (4) V_{CC} and then lowering it to V_{IH} min.

(5) An external driver must source at least I_{BHLO} to switch this node from low to high. (6) An external driver must sink at least I_{BHHO} to switch this node from high to low. (7) Current into an output in the high state when $V_O > V_{CC}$

(8) High-impedance state during power up or power down



SCES068G-JUNE 1996-REVISED NOVEMBER 2006

Electrical Characteristics

over recommended operating free-air temperature range V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

		TEST CON		SN54ALV	TH1637	4 ⁽¹⁾	SN74/	ALVTH16	374	
	PARAMETER	TEST CON	IDITIONS	MIN 1	(2) (2)	MAX	MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}		V _{CC} = 3 V,	I _I = -18 mA			-1.2			-1.2	V
		$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OH} = −100 μA	V _{CC} – 0.2			$V_{CC} - 0.2$			
V _{ОН}		N 2.14	I _{OH} = -24 mA	2						V
		$V_{CC} = 3 V$	I _{OH} = -32 mA				2			
		$V_{CC} = 3 V \text{ to } 3.6 V,$	I _{OL} = 100 μA			0.2			0.2	
			I _{OL} = 16 mA						0.4	
.,			I _{OL} = 24 mA			0.5				.,
V _{OL}		$V_{CC} = 3 V$	I _{OL} = 32 mA						0.5	V
			I _{OL} = 48 mA			0.55				
			I _{OL} = 64 mA						0.55	
		$V_{CC} = 3.6 \text{ V}, \text{ V}_{I} = \text{V}_{CC}$				±1			±1	
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V}, \text{ V}_{I} =$	= 5.5 V			10			10	
I _I			V _I = 5.5 V			10			10	μA
	Data inputs	V _{CC} = 3.6 V	$V_{I} = V_{CC}$			1			1	
			$V_1 = 0$			-5			-5	
I _{off}		$V_{CC} = 0, V_1 \text{ or } V_0 = 0$	to 4.5 V						±100	μA
I _{BHL} ((3)	V _{CC} = 3 V,	V ₁ = 0.8 V	75			75			μA
I _{BHH}		V _{CC} = 3 V,	$V_{I} = 2 V$	-75			-75			μA
I _{BHLC}		V _{CC} = 3.6 V,	$V_{I} = 0$ to V_{CC}	500			500			μA
I _{BHH0}		V _{CC} = 3.6 V,	$V_{I} = 0$ to V_{CC}	-500			-500			μA
I _{EX} (7		V _{CC} = 3 V,	V _O = 5.5 V			125			125	μA
I _{OZ(P}	U/PD) ⁽⁸⁾	$V_{CC} \le 1.2 \text{ V}, \text{ V}_{O} = 0.5 \text{ V}_{I} = \text{GND or V}_{CC}, \overline{\text{OE}}$	V to V _{CC} , = don't care			±100			±100	μA
I _{OZH}		$V_{CC} = 3.6 \text{ V}, V_{O} = 3 \text{ V}$ V _I = 0.8 V or 27 V	Ι,			5			5	μA
I _{OZL}		$V_{CC} = 3.6 V, V_{O} = 0.8 V_{I} = 0.8 V \text{ or } 2 V$	5 V,			-5			-5	μΑ
		V _{CC} = 3.6 V,	Outputs high		0.07	0.1		0.07	0.1	
I _{CC}		$I_{0} = 0,$	Outputs low		3.2	5		3.2	5	mA
		$V_{I} = V_{CC}$ or GND	Outputs disabled		0.07	0.1			0.1	
∆l _{CC}	(9)	$V_{CC} = 3 V \text{ to } 3.6 V,$ One input at V_{CC} - 0.0 Other inputs at V_{CC} of	6 V, or GND			0.4			0.4	mA
Ci		V _{CC} = 3.3 V,	V _I = 3.3 V or 0		3.5			3.5		pF
Co		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		6			6		pF

(1) Product preview

All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. (2)

(3) The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to $V_{\text{IL}}\xspace$ max.

The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to (4) V_{CC} and then lowering it to V_{IH} min. An external driver must source at least I_{BHLO} to switch this node from low to high.

(5)

An external driver must sink at least I_{BHHO} to switch this node from high to low. Current into an output in the high state when $V_O > V_{CC}$ (6)

(7)

(8) High-impedance state during power up or power down
(9) This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCES068G-JUNE 1996-REVISED NOVEMBER 2006

Timing Requirements

over recommended operating free-air temperature range V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH	16374 ⁽¹⁾	SN74ALVTH16374		
			MIN	MAX	MIN	MAX	UNIT
f _{clock}	Clock frequency			150		150	MHz
t _w	Pulse duration, CLK high or low		1.5		1.5		ns
	Satur time data bafara CLK [↑]	Data high	1.1		1		
lsu	Setup time, data before CLK↑	Data low	1.4		1.3		ns
		Data high	0.6		0.5		
t _h	Hold time, data after CLK↑	Data low	0.9		0.8		ns

(1) Product preview

Timing Requirements

over recommended operating free-air temperature range V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

			SN54ALVTH	16374 ⁽¹⁾	SN74ALVTI	H16374	UNIT	
			MIN	MAX	MIN	MAX	UNIT	
f _{clock}	Clock frequency			25		250	MHz	
tw	Pulse duration, CLK high or low		1.5		1.5		ns	
+	Setup time, data before CLK↑	Data high	1.1		1			
ι _{su}	Setup time, data before CER	Data low	1.6		1.5		ns	
+	Hold time, data after CLK↑	Data high	0.6		0.5		20	
۱		Data low	1.1		1		ns	

(1) Product preview

SCES068G-JUNE 1996-REVISED NOVEMBER 2006

Switching Characteristics

over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V ± 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	SN54ALVTH1	6374 ⁽¹⁾	SN74ALVTH		
	(INPUT)		MIN	MAX	MIN	MAX	UNIT
f _{max}			150		150		MHz
t _{PLH}	CLK	Q	1.4	3.9	1.5	3.8	ns
t _{PHL}		Q	1.4	3.9	1.5	3.8	
t _{PZH}	OE	Q	1	4.2	1	4.1	20
t _{PZL}	0E		1	3.8	1	3.7	ns
t _{PHZ}	ŌĒ	Q	1.7	4.3	1.8	4.2	
t _{PLZ}	UE		1	3.5	1	3.4	ns

(1) Product preview


Switching Characteristics

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	TO (OUTPUT)	SN54ALVTH1	6374 ⁽¹⁾	SN74ALVTH	16374	UNIT
	(INPUT)		MIN	MAX	MIN	MAX	UNIT
f _{max}			250		250		MHz
t _{PLH}	CLK	Q	1	3.4	1	3.2	20
t _{PHL}			1	3.3	1	3.2	ns
t _{PZH}	OE	0	1	3.9	1	3.8	20
t _{PZL}	UE	Q	1	3.4	1	3.3	ns
t _{PHZ}	OE	Q	1	4.7	1	4.6	20
t _{PLZ}	ÛE		1	4.4	1	4.2	ns

(1) Product preview

SCES068G-JUNE 1996-REVISED NOVEMBER 2006



Texas

INSTRUMENTS www.ti.com

- NOTES: A. C_{L} includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_o = 50 Ω, t, ≤ 2 ns,
 - $t_1 \le 2$ ns.
 - D. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

TEXAS INSTRUMENTS www.ti.com

SN54ALVTH16374, SN74ALVTH16374 2.5-V/3.3-V 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

SCES068G-JUNE 1996-REVISED NOVEMBER 2006

PARAMETER MEASUREMENT INFORMATION $V_{cc} = 3.3 V \pm 0.3 V$ 0 6 V TEST **S**1 S1 🛪 O Open **500** Ω From Output Open t_{PLH}/t_{PHL} **Under Test** O GND 6 V t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH} GND $C_{1} = 50 \text{ pF}$ ≳ **500** Ω (see Note A) LOAD CIRCUIT 3 V 3 V Timing 1.5 V Input 1.5 V 1.5 V Input 0 V 0 V VOLTAGE WAVEFORMS t_{su} t_h PULSE DURATION 3 V Data 1.5 V 1.5 V Input Output 3 V 0 V Control 1.5 V 1.5 V **VOLTAGE WAVEFORMS** 0 V SETUP AND HOLD TIMES - t_{PLZ} t_{PZL} Input Output 3 V 3 V Waveform 1 1.5 V 1.5 V 1.5 V S1 at 6 V + 0.3 V 0 V V_{ol} (see Note B) t_{phl} t_{PH7} Vor Output V_{OH} $\overline{V}_{OH}^{-} - \overline{0.3} \overline{V}$. 1.5 V 1.5 V Output Waveform 2 1.5 V Vol S1 at GND ≈0 V (see Note B) VOLTAGE WAVEFORMS **VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES**

- NOTES: A. C_{L} includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_o = 50 Ω, t_r ≤ 2.5 ns, t_r ≤ 2.5 ns.
 - D. The outputs are measured one at a time, with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device		Package Type	Package Drawing	Pins	•		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74ALVTH16374DL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16374	Samples
SN74ALVTH16374DLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16374	Samples
SN74ALVTH16374GR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ALVTH16374	Samples
SN74ALVTH16374VR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VT374	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

15-Jan-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVTH16374DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74ALVTH16374GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74ALVTH16374VR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVTH16374DLR	SSOP	DL	48	1000	367.0	367.0	55.0
SN74ALVTH16374GR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74ALVTH16374VR	TVSOP	DGV	48	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALVTH16374DL	DL	SSOP	48	25	473.7	14.24	5110	7.87

DL (R-PDSO-G48)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.



DGG0048A

DGG0048A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DGG0048A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate

design recommendations. 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated