







**OPA375, OPA2375** 

ZHCSH34E - NOVEMBER 2017 -**REVISED AUGUST 2021** 

# OPA375、OPA2375、OPA4375 500µV(最大值)、10MHz、低宽带噪声、RRO 运算放大器

#### 1 特性

低宽带噪声:3.5nV/√Hz 低失调电压:500µV(最大值)

• 低 THD+N: 0.00015% • 增益带宽: 10MHz

• 轨到轨输出 单位增益稳定

• 低 lo:

OPA375:890µA/通道

- OPA2375/OPA4375:990µA/通道

宽电源电压范围:


- OPA375: 2.25V 至 5.5V

- OPA2375/OPA4375: 1.7V 至 5.5V

低失调电压漂移:±0.16µV/°C

#### 2 应用

- 光电二极管放大器
- 精密传感器前端
- ADC 输入驱动器放大器
- 测试和测量设备
- 传感器现场变送器
- 可穿戴消费类应用
- 音频设备
- 医疗仪器
- 有源滤波器



噪声频谱密度与频率间的关系

## 3 说明

OPAx375 系列包括单通道 (OPA375)、双通道 (OPA2375) 和四通道 (OPA2375) 通用 CMOS 运算放 大器,这些运算放大器提供 3.5nV/ √Hz 的超低噪声系 数、500μV(最大值)的低失调电压和 10MHz 的高带 宽。OPAx375 系列器件凭借低噪声和高带宽特性,适 用于要求在成本和性能之间达到良好平衡的各种高精度 应用。此外, OPAx375 的输入偏置电流支持具有高源 阻抗的应用。

OPAx375 系列器件采用稳健耐用的设计,方便电路设 计人员使用;这得益于该器件具有单位增益稳定性、集 成的 RFI/EMI 抑制滤波器、在过驱条件下不会出现反 相并且具有高静电放电 (ESD) 保护功能 (2kV HBM)。 另外,电阻式开环输出阻抗使其易于在较高的容性负载 下保持稳定。

该运算放大器经优化可在低电压下工作, OPA375 的工 作电压低至 2.25V (±1.125V), OPA2375 和 OPA4375 的工作电压可低至 1.7V (±0.85V)。所有器件的最高工 作电压均为 5.5V (±2.75V), 额定温度范围为 - 40°C 至 125°C。

单通道 OPA375 采用小尺寸的 SC70-5 封装。双通道 OPA2375 可采用多种封装选项,其中包括 1.5mm × 2.0mm X2QFN 微型封装。

#### 器件信息

器件型号 <sup>(1)</sup>	封装	封装尺寸 ( 标称值 )		
OPA375	SC70 (5) 1.25mm × 2.00mn			
	SOIC (8)	3.91mm × 4.90mm		
	TSSOP (8)	3.00mm × 4.40mm		
OPA2375	VSSOP (8)	3.00mm × 3.00mm		
OFA2373	SOT-23 (8)	1.60mm × 2.90mm		
	WSON (8)	2.00mm × 2.00mm		
	X2QFN (10)	1.50mm x 2.00mm		

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)



### Table of Contents

1	8.4 Device Functional Modes	31
		32
	12.1 Documentation Support	39
	12.2 接收文档更新通知	39
	12.5 Electrostatic Discharge Caution	39
26		40
	111	1 9 Application and Implementation

С	hanges from Revision D (February 2021) to Revision E (August 2021)	Page
•	将 OPA2375 VSSOP (DGK) 封装从 <i>预发布</i> 更改为 <i>正在供货</i>	1
•	Removed preview tag for the VSSOP (DGK) package in the Device Comparison Table section	
•	Added VSSOP Package thermal data for OPA2375 in the Thermal Information for Dual Channel section.	
С	hanges from Revision C (June 2020) to Revision D (February 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	Changed Operating temperature from 125 to 150 in Absolute Maximum Ratings	<b>7</b>
•	Added Junction temperature spec to Absolute Maximum Ratings	
•	Removed OPA375 Table of Graphs and OPA2375 Table of Graphs tables from the Specifications section	ı1 <mark>2</mark>
•	Removed Related Links section from the Device and Documentation Support section	39
С	hanges from Revision B (January 2020) to Revision C (June 2020)	Page
•	将 OPA2375S X2QFN (RUG) 封装从 <i>预发布</i> 更改为 <i>正在供货</i>	1
•	Added X2QFN Package Drawing and Pin Functions for OPA2375S in <i>Pin Configuration and Functions</i> section	
•	Changed typical input current noise density value from 2 fA √ HZ to 23 fA √ Hz	
•	Changed total supply voltage total from 5V to 5.5V in <i>Electrical Characteristics</i> condition statement	
•	Deleted "Vs = 2.25 V to 5.5 V" test conditions for common-mode rejection ratio parameter in <i>Electrical</i>	
	Characteristics	9
С	hanges from Revision A (January 2019) to Revision B (January 2020)	Page
•	更改了特性部分的"低宽带噪声"规格以便与 OPA2375 规格匹配	1
•	向 <i>特性</i> 部分添加了 THD+N 规格	
•	在 <i>特性</i> 部分中添加了 OPA2375 和 OPA4375 的 I <sub>Q</sub> 定义	
•	在 <i>特性</i> 部分中添加了 OPA2375 和 OPA4375 的电源电压范围定义	

#### www.ti.com.cn

<ul> <li>Added maximum input offset voltage drift specification in Electrical Characteristic</li> </ul>	s9
Changes from Revision * (November 2017) to Revision A (January 2019)	Page
Added dual channel layout example in the Layout section	37
<ul> <li>Added Packages With an Exposed Thermal Pad section to Detailed Description s</li> </ul>	section30
<ul> <li>Added Shutdown Function section with description for OPAx375S to Detailed Description</li> </ul>	-
<ul> <li>Added Typical Specification and Distributions section to Detailed Description section</li> </ul>	
<ul> <li>Added Electrical Overstress section and diagram to Detailed Description section.</li> </ul>	
<ul> <li>Added EMI Rejection section with description information to Detailed Description</li> </ul>	section27
<ul> <li>Added OPA2375 typical characteristic graphs in the Specifications section</li> </ul>	12
from ±250 to ±1000	7
• Changed Human-body model (HBM) value from: ±1000 to ±3000 and Charged-c	device mode (CDM) value
Added pin functions for OPA2375 packages	5
<ul> <li>Added pin out drawings for OPA2375 packages in Pin Configuration and Function</li> </ul>	ns section5
Added Device Comparison Table section	4
• 向 <i>器件信息</i> 表中添加了 OPA2375 器件	1
• 更改了说明部分的措辞以反映整个 OPAx375 系列	1
• 将首页上的噪声频谱密度与频率间的关系图更改为 OPA2375 噪声图	1
为头子!你明子医迷虎虎上医衣与你头子周子小儿 ODA 0075 明子周	



# **5 Device Comparison Table**

	NO. OF	PACKAGE LEADS						
DEVICE	CHANNELS	SOIC D	SC-70 DCK	VSSOP DGK	WSON DSG	TSSOP PW	SOT-23 DDF	X2QFN RUG
OPA375	1	_	5	_	_	_	_	_
OPA2375	2	8	_	8	8	8	8	_
UFA2375	2	_	_	_	_	_	_	10



## **6 Pin Configuration and Functions**




图 6-1. OPA375 DCK Package 5-Pin SC70 Top View

表 6-1. Pin Functions: OPA375

PIN		I/O	DESCRIPTION	
NAME				
+IN	1	I	Noninverting input	
- IN	3	I	Inverting input	
OUT	4	0	Output	
V+	5	_	Positive (highest) supply	
V -	2	_	Negative (lowest) supply or ground (for single-supply operation)	





图 6-2. OPA2375 D, DGK, PW, and DDF Package 8-Pin SOIC, VSSOP, TSSOP, and SOT-23 Top View



Connect thermal pad to V – . See  $\mbox{\em \# 8.3.8}$  for more information.

图 6-3. OPA2375 DSG Package 8-Pin WSON With Exposed Thermal Pad Top View

表 6-2. Pin Functions: OPA2375

PIN		I/O	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
IN1 -	2	I	Inverting input, channel 1	
IN1+	3	I	Noninverting input, channel 1	
IN2 -	6	I	Inverting input, channel 2	
IN2+	5	I	Noninverting input, channel 2	
OUT1	1	0	Output, channel 1	
OUT2	7	0	Output, channel 2	
V -	4	_	Negative (lowest) supply or ground (for single-supply operation)	

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



表 6-2. Pin Functions: OPA2375 (continued)

PIN		I/O	DESCRIPTION
NAME	NO.	.,,	DESCRIPTION
V+	8	_	Positive (highest) supply




图 6-4. OPA2375S RUG Package 10-Pin X2QFN Top View

表 6-3. Pin Functions: OPA2375S

	PIN I/O		DESCRIPTION
NAME	NO.	] "/0	DESCRIPTION
IN1 -	9	1	Inverting input, channel 1
IN1+	10	1	Noninverting input, channel 1
IN2 -	5	1	Inverting input, channel 2
IN2+	4	1	Noninverting input, channel 2
OUT1	8	0	Output, channel 1
OUT2	6	0	Output, channel 2
SHDN1	2	I	Shutdown: low = amp disabled, high = amp enabled. Channel 1. See 节 8.3.7 for more information.
SHDN2	3	ı	Shutdown: low = amp disabled, high = amp enabled. Channel 2. See 节 8.3.7 for more information.
V -	1	I or —	Negative (lowest) supply or ground (for single-supply operation)
V+	7	I	Positive (highest) supply

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

### 7 Specifications

#### 7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$		0	6	V
	Common-mode voltage (3) (4)	(V - ) - 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage (3)		V <sub>S</sub> + 0.2	V
	Current (3)	- 10	10	mA
Output short-circuit (2)		Continuo	ous	
Operating ambient tempera	ature, T <sub>A</sub>	- 55	150	°C
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		- 65	150	°C

- (1) Operating the device beyond the ratings listed under *Absolute Maximum Ratings* will cause permanent damage to the device. These are stress ratings only, based on process and design limitations, and this device has not been designed to function outside the conditions indicated under *Recommended Operating Conditions*. Exposure to any condition outside *Recommended Operating Conditions* for extended periods, including absolute-maximum-rated conditions, may affect device reliability and performance.
- (2) Short-circuit to ground, one amplifier per package.
- (3) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
- (4) Differential input voltages greater than 0.25 V applied continuously can result in a shift to the input offset voltage above the maximum specification of this parameter. The magnitude of this effect increases as the ambient operating temperature rises.

### 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic dis		OPA375: Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±3000	
	Electrostatic discharge	OPA2375: Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V
		All Devices: Charged-device model (CDM), per JEDEC specification JESD22-C101	±1500	. v

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) - (V - ) , for OPA2375 and OPA4375	1.7 <sup>(1)</sup>	5.5	V
Vs	Supply voltage, (V+) - (V - ), for OPA375 only	2.25	5.5	V
VI	Input voltage range	(V - )	(V+) - 1.2	V
T <sub>A</sub>	Specified temperature	- 40	125	°C

(1) Operation between 1.7 V and 1.8 V is only recommened for  $T_A$  = 0 -  $85\,^{\circ}\!\!\mathrm{C}$ 

### 7.4 Thermal Information for Single Channel

		OPA375	
	THERMAL METRIC (1)	DCK (SC70)	UNIT
		5 PINS	
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	240.9	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	151.7	°C/W
R <sub>θ JB</sub>	Junction-to-board thermal resistance	64	°C/W
ψ JT	Junction-to-top characterization parameter	34.8	°C/W
ψJB	Junction-to-board characterization parameter	63.3	°C/W



### 7.4 Thermal Information for Single Channel (continued)

	THERMAL METRIC (1)	DCK (SC70)	UNIT
		5 PINS	
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report SPRA953C.

#### 7.5 Thermal Information for Dual Channel

		OPA2375, OPA2375S						
THERMAL METRIC (1)		D (SOIC)	DDF (SOT-23-8)	DSG (WSON)	PW (TSSOP)	DGK (VSSOP)	RUG (X2QFN)	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	8 PINS	10 PINS	
R <sub>θ JA</sub>	Junction-to-ambient thermal resistance	131.1	153.8	78.2	185.6	177.0	140.3	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	73.2	80.2	97.5	74.5	68.6	52.6	°C/W
R <sub> θ JB</sub>	Junction-to-board thermal resistance	74.5	73.1	44.6	116.3	98.7	69.7	°C/W
ψ ЈТ	Junction-to-top characterization parameter	24.4	6.6	4.7	12.6	12.4	1.0	°C/W
ψ ЈВ	Junction-to-board characterization parameter	73.3	72.7	44.6	114.6	97.1	67.5	°C/W
R <sub>θ JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	n/a	19.8	n/a	n/a	n/a	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953C.

Product Folder Links: OPA375 OPA2375

#### 7.6 Electrical Characteristics

**OPA2375/4375 Specifications:**  $V_S = (V+) - (V-) = 1.8 \text{ V to } 5.5 \text{ V } (\pm 0.9 \text{ V to } \pm 2.75 \text{ V})$  at  $T_A = 25^{\circ}\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{O \ UT} = V_S / 2$ , unless otherwise noted.

**OPA375 Specifications:**  $V_S = (V+) - (V-) = 5.5 \text{ V}$  at  $T_A = 25 ^{\circ}\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
OFFSET	VOLTAGE								
.,		.,				±0.15	±0.5	.,	
V <sub>OS</sub>	Input offset voltage	V <sub>S</sub> = 5.0 V	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	OPA2/4375 <sup>(3)</sup>			±0.7	mV	
				OPA375 <sup>(2)</sup>		±0.35	±2 <sup>(4)</sup>		
dV <sub>OS</sub> /dT	Input offset voltage drift		$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	OPA2/4375 <sup>(3)</sup>		±0.16		μV/°C	
	Input offset voltage	V <sub>S</sub> = 2.25 V to 5.5 V	, V <sub>CM</sub> = V -	OPA375 <sup>(2)</sup>		±0.32	±6.3		
PSRR	versus power supply	V <sub>VCM</sub> = V -		OPA2/4375 <sup>(3)</sup>		±0.7	±5.8	μ <b>V/V</b>	
	Channel separation	f = 20 kHz				130		dB	
INPUT BI	AS CURRENT								
				OPA375 <sup>(2)</sup>		±10			
I <sub>B</sub>	Input bias current			OPA2/4375 <sup>(3)</sup>		±3			
				OPA375 <sup>(2)</sup>		±10		pА	
I <sub>OS</sub>	Input offset current			OPA2/4375 <sup>(3)</sup>		±0.5			
NOISE									
						1.2		μ V <sub>PP</sub>	
E <sub>N</sub>	Input voltage noise	f = 0.1 to 10 Hz				0.227		μV <sub>RMS</sub>	
		f = 10 Hz		OPA2/4375 <sup>(3)</sup>		30			
		f = 1 kHz		OPA375 <sup>(2)</sup>		5.0			
e <sub>N</sub>	Input voltage noise density			OPA2/4375 <sup>(3)</sup>		4.6		nV/√Hz	
		5 40.111		OPA375 <sup>(2)</sup>		3.7			
		f = 10 kHz		OPA2/4375 <sup>(3)</sup>		3.5			
i <sub>N</sub>	Input current noise	f = 1 kHz				23		fA/ √ Hz	
INPUT VC	LTAGE RANGE								
V <sub>CM</sub>	Common-mode voltage range				(V - )		(V+) -1.2	٧	
		(V - ) < V <sub>CM</sub> < (V+)	- 1.2 V	OPA375 <sup>(2)</sup>	95	120			
CMRR	Common-mode rejection ratio	V <sub>S</sub> = 1.8 V, (V - ) < \		(2)	87	100		dB	
	rejection ratio	V <sub>S</sub> = 5.5, (V - ) < V <sub>C</sub>	<sub>M</sub> < (V+) - 1.2 V	OPA2/4375 <sup>(3)</sup>	94	110			
INPUT CA	APACITANCE		···· · · ·						
Z <sub>ID</sub>	Differential					10    6		<b>M</b> Ω    pF	
Z <sub>ICM</sub>	Common-mode					10    6		GΩ    pF	
OPEN-LO	OP GAIN								
		(V - ) + 40 mV < V <sub>O</sub> to V <sub>S</sub> /2	$<$ (V+) - 40 mV, R <sub>L</sub> = 10 k $\Omega$			125		- dB	
		$(V - ) + 150 \text{ mV} < V_0$ kΩ to V <sub>S</sub> /2	$_{\rm O}$ < (V+) - 150 mV, R <sub>L</sub> = 2	OPA375 <sup>(2)</sup>	110	130			
		$V_S$ = 1.8 V, (V - ) + 1 mV, R <sub>L</sub> = 2 kΩ to V <sub>S</sub>	50 mV < V <sub>O</sub> < (V+) - 150 /2		107	130			
A <sub>OL</sub>	Open-loop voltage gain	$V_S$ = 5.5 V, (V - ) + 1 mV, $R_L$ = 2 k $\Omega$ to $V_S$	50 mV < V <sub>O</sub> < (V+) - 150 /2	OD40/4077(2)		140			
		$V_S = 1.8 \text{ V}, (V - ) + 200 \text{ R}_L = 10 \text{ k}\Omega \text{ to } V_S/2$	$40 \text{m V} < V_0 < (V+) - 40 \text{ mV},$	OPA2/4375 <sup>(3)</sup>	110	132			
		$V_S = 5.5 \text{ V}, (V - ) + 400 \text{ R}_L = 10 \text{ k}\Omega \text{ to } V_S/2$	$40 \text{m V} < \text{V}_{\text{O}} < (\text{V+}) - 40 \text{ mV},$			142			



**OPA2375/4375 Specifications:**  $V_S = (V+) - (V-) = 1.8 \text{ V to } 5.5 \text{ V } (\pm 0.9 \text{ V to } \pm 2.75 \text{ V})$  at  $T_A = 25^{\circ}\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted. **OPA375 Specifications:**  $V_S = (V+) - (V-) = 5.5 \text{ V at } T_A = 25^{\circ}\text{C}$ ,  $R_L = 10 \text{ k}\Omega$  connected to  $V_S / 2$ ,  $V_{CM} = V_S / 2$ , and  $V_{OUT} = V_S / 2$ , unless otherwise noted.

	PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
FREQUE	NCY RESPONSE	1		<u> </u>					
GBW	Gain-bandwidth product					10		MHz	
SR	Slew rate	V <sub>S</sub> = 5.5 V, G = +1, C <sub>L</sub> =	20 pF			4.6		V/μs	
	0.415 5	To 0.1%, V <sub>S</sub> = 5.5 V, V <sub>STEP</sub> = 2 V, G = +1, CL = 20pF				0.65			
t <sub>S</sub>	Settling time	To 0.01%, V <sub>S</sub> = 5.5 V, V <sub>S</sub> 20pF	<sub>TEP</sub> = 2 V, G = +1, CL =			1.2		μS	
	Phase margin	$G = +1, R_L = 10kΩ, C_L =$	20 pF			55		٥	
	Overload recovery time	V <sub>IN</sub> × gain > V <sub>S</sub>				0.2		μs	
TUD . N	Total harmonic	V <sub>S</sub> = 5.5 V, V <sub>CM</sub> = 2.5 V,	V <sub>O</sub> = 1 V <sub>RMS</sub> , G = +1, f =	OPA375 <sup>(2)</sup>		0.00035			
THD+N	distortion + noise	1 kHz, $R_L = 10 \text{ k}\Omega$		OPA2/4375 <sup>(3)</sup>		0.00015		%	
EMIRR	Electro-magnetic interference rejection ratio	f = 1 GHz		OPA2/4375 <sup>(3)</sup>		51		dB	
OUTPUT							<b>"</b>		
		Positive/Negative rail headroom	V <sub>S</sub> = 5.5 V, R <sub>L</sub> = 10k	OPA375 <sup>(2)</sup>		8	10		
						7			
	Voltage output swing from rail		$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$				35	mV	
			$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$	ODA2/4275(3)		5	14		
			$V_S = 5.5 \text{ V}, R_L = \text{no load}$	OPA2/43/30			7		
		Negative rail headroom	$V_S = 5.5 \text{ V}, R_L = 2 \text{ k}\Omega$				35		
			$V_S = 5.5 \text{ V}, R_L = 10 \text{ k}\Omega$			5	14		
I <sub>sc</sub>	Short-circuit current			OPA2/4375 <sup>(3)</sup>		±68		mA	
C <sub>LOAD</sub>	Capacitive load drive					See 图 7-58			
Z <sub>O</sub>	Open-loop output	f = 10 MHz, I <sub>O</sub> = 0 A		OPA375 <sup>(2)</sup>		160		Ω	
20	impedance	f = 2 MHz, I <sub>O</sub> = 0 A		OPA2/4375 <sup>(3)</sup>		165		Ω	
POWER S	SUPPLY								
				OPA375 <sup>(2)</sup>		890		ΠΔ	
	Quiescent current per	t current per $V_S = 5.5 \text{ V}, I_O = 0 \text{ A}$	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$	OI ASI'S			1100		
IQ	amplifier	VS - 3.3 V, IO - 0 A		OPA2/4375 <sup>(3)</sup>	990	1200	μA		
		T <sub>A</sub>	$T_A = -40^{\circ}C \text{ to } 125^{\circ}C$				1250		
	Turn-On Time	At T <sub>A</sub> = 25°C, V <sub>S</sub> = 5.5 V	, V <sub>S</sub> ramp rate > 0.3 V/μs	OPA2/4375 <sup>(3)</sup>		10		μs	

Submit Document Feedback

www.ti.com.cn

**OPA2375/4375 Specifications:**  $V_S = (V+) - (V-) = 1.8 \text{ V to } 5.5 \text{ V } (\pm 0.9 \text{ V to } \pm 2.75 \text{ V}) \text{ at } T_A = 25 ^{\circ}\text{C}, R_L = 10 \text{ k}\Omega \text{ connected}$ 

to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{O\ UT}$  =  $V_S$  / 2, unless otherwise noted. **OPA375 Specifications:**  $V_S$  = (V+) - (V - ) = 5.5 V at  $T_A$  = 25°C,  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{O\ UT}$  = V<sub>S</sub> / 2, unless otherwise noted.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	
SHUTDO	HUTDOWN							
I <sub>QSD</sub>	Quiescent current per amplifier	All amplifiers disabled, SHDN = V -			1	3.5	μΑ	
Z <sub>SHDN</sub>	Output impedance during shutdown	Amplifier disabled			10    6		<b>G</b> Ω    pF	
V <sub>IH</sub>	Logic high threshold voltage (amplifier enabled)		(V -	) + 1.1 V			W	
V <sub>IL</sub>	Logic low threshold voltage (amplifier disabled)				(V	′-)+0.2 V	V	
	Amplifier enable time (full shutdown) (1)	$G = +1, V_{CM} = V-, V_{O} = 0.1 \times V_{S}/2$			15			
t <sub>ON</sub>	Amplifier enable time (partial shutdown) <sup>(1)</sup>				μs			
t <sub>OFF</sub>	Amplifier disable time (1)	V <sub>CM</sub> = V-, V <sub>O</sub> = V <sub>S</sub> /2			3			
	SHDN pin input bias	(V+) ≥ SHDN ≥ (V - ) + 0.9 V			0.4		μA	
	current (per pin)	(V − ) ≤ SHDN ≤ (V − ) + 0.7 V			0.25		μΑ	

Disable time (t<sub>OFF</sub>) and enable time (t<sub>ON</sub>) are defined as the time interval between the 50% point of the signal applied to the SHDN pin (1) and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.

This electrical characteristic only applies to the single-channel, OPA375 (2)


<sup>(3)</sup> This electrical characteristic only applies to the dual-channel OPA2375 and quad-channel OPA4375

Specified by design and characterization; not production tested




### 7.7 Typical Characteristics: OPA375

at  $T_A$  = 25°C,  $V_S$  = 5.5 V,  $R_L$  = 10 k $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{OUT}$  =  $V_S$  / 2 (unless otherwise noted)



Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated





at T<sub>A</sub> = 25°C, V<sub>S</sub> = 5.5 V, R<sub>L</sub> = 10 k $\Omega$  connected to V<sub>S</sub> / 2, V<sub>CM</sub> = V<sub>S</sub> / 2, and V<sub>OUT</sub> = V<sub>S</sub> / 2 (unless otherwise noted)







图 7-17. THD + N vs Frequency

图 7-18. THD + N vs Frequency
















### 7.8 Typical Characteristics: OPA2375






at  $T_A$  = 25°C,  $V_S$  = ±2.75 V,  $R_L$  = 10 k  $\Omega$  connected to  $V_S$  / 2,  $V_{CM}$  =  $V_S$  / 2, and  $V_{OUT}$  =  $V_S$  / 2, unless otherwise noted.





Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated


















### 8 Detailed Description

#### 8.1 Overview

The OPAx375 family is an ultra low-noise, rail-to-rail output operational amplifier. The device operates from a supply voltage of 2.25 V to 5.5 V (OPA375) and 1.7 V to 5.5 V (OPA2375 and OPA4375), are unity-gain stable, and suitable for a wide range of general-purpose applications. The input common-mode voltage range includes the negative rail and allows the OPAx375 op amp family to be used in most single-supply applications. Rail-to-rail output swing significantly increases dynamic range, especially in low-supply applications, and makes it suitable for many audio applications and driving sampling analog-to-digital converters (ADCs).

#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 THD + Noise Performance

The OPAx375 operational amplifier family has excellent distortion characteristics. OPA2375 and OPA4375 THD + Noise is below 0.00015% (G = +1,  $V_O$  = 1  $V_{RMS}$ ,  $V_{CM}$  = 1.8  $V_{r}$ ,  $V_{r}$  = 5.5  $V_{r}$ ) throughout the audio frequency range, 20 Hz to 20 kHz, with a 10-k  $\Omega$  load. The broadband noise of the 3.5 nV/  $\sqrt{Hz}$  (OPA2375/4375) and 3.7 nV/  $\sqrt{Hz}$  (OPA375) is extremely low for a 10-MHz general purpose amplifier.

#### 8.3.2 Operating Voltage

The OPAx375 operational amplifier family is fully specified and can operate from 1.7 V to 5.5 V (OPA2375/4375) and 2.25 V to 5.5 V (OPA375). In addition, many specifications apply from  $-40^{\circ}$ C to 125°C. Power-supply pins must be bypassed with 0.1- $\mu$ F ceramic capacitors.

#### 8.3.3 Rail-to-Rail Output

Designed as low-power, low-voltage op amps, the OPAx375 devices deliver a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of 10 k $\Omega$ , the output swings to within few mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails, see  $\mathbb{Z}$  7-71.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

#### 8.3.4 EMI Rejection

The TLV674x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx375 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. 图 8-1 shows the results of this testing on the TLV674x. 表 8-1 shows the EMIRR IN+ values for the TLV674x at particular frequencies commonly encountered in real-world applications. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.




图 8-1. EMIRR Testing

表 8-1. OPAx375 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	59.5 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	68.9 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	77.8 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	78.0 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	88.8 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	87.6 dB

#### 8.3.5 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. 

8-2 shows an illustration of the ESD circuits contained in the OPAx375 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




图 8-2. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event is long in duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressor (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

The OPAx375 family incorporates internal electrostatic discharge (ESD) protection circuits on all pins, as shown above. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in 节 7.1. 图 8-3 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




图 8-3. Input Current Protection

#### 8.3.6 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* ("bell curve"), or *normal*, distributions and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in † 7.6.




图 8-4. Ideal Gaussian Distribution

 $\boxtimes$  8-4 shows an example distribution, where  $\mu$ , or mu, is the mean of the distribution, and where  $\sigma$ , or sigma, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from  $\mu - \sigma$  to  $\mu + \sigma$ ).

Depending on the specification, values listed in the *typical* column of  $\dagger$  7.6 are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean ( $\mu$ ). However, if a specification naturally has a mean near zero (like input

Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback

offset voltage), then the typical value is equal to the mean plus one standard deviation ( $\mu + \sigma$ ) in order to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for OPA2375, the typical input voltage offset is 150  $\mu$ V, so 68.2% of all OPA2375 devices are expected to have an offset from – 150  $\mu$ V to 150  $\mu$ V.

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the OPA2375 device has a maximum offset voltage of 0.5 mV at 25°C, and even though this corresponds to 5  $\,^{\circ}$  ( $\approx$ 1 in 1.7 million units), which is extremely unlikely, TI assures that any unit with a larger offset than 0.5 mV will be removed from production material.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

#### 8.3.7 Shutdown Function

The OPAx375S devices feature  $\overline{SHDN}$  pins that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes less than 1  $\mu$ A. The  $\overline{SHDN}$  pins are active-low, meaning that shutdown mode is enabled when the input to the  $\overline{SHDN}$  pin is a valid logic low.

The  $\overline{SHDN}$  pins are referenced to the negative supply voltage of the op amp. The threshold of the shutdown feature lies around 800 mV (typical) above the negative rail. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the  $\overline{SHDN}$  pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V - and V - + 0.2 V. A valid logic high is defined as a voltage between V - + 1.2 V and V+. The shutdown pin must either be connected to a valid high or a low voltage or driven, and not left as an open circuit. There is *no* internal pull-up to enable the amplifier.

The  $\overline{SHDN}$  pins are high-impedance CMOS inputs. Dual op amp versions are independently controlled, and quad op amp versions are controlled in pairs with logic inputs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The enable time is 15 µs for full shutdown of all channels; disable time is 3 µs. When disabled, the output assumes a high-impedance state. This architecture allows the OPAx375S to be operated as a gated amplifier (or to have the device output multiplexed onto a common analog output bus). Shutdown time ( $t_{OFF}$ ) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-k  $\Omega$  load to midsupply ( $V_S$  / 2) is required. If using the OPAx375S without a load, the resulting turnoff time is significantly increased.

#### 8.3.8 Packages With an Exposed Thermal Pad

The OPAx375 family is available in packages such as the WSON-8 (DSG) which feature an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be connected to V – or left floating. Attaching the thermal pad to a potential other than V – is not allowed, and performance of the device is not assured when doing so.

Product Folder Links: OPA375 OPA2375

Submit Document Feedback

#### 8.3.9 Common Mode Voltage Range

The input common-mode voltage range of the OPAx375 family extends to the negative rail and within 2 V of the top rail for normal operation. However, this device can also operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in for the OPA375. You can see the typical input offset voltage of the OPA2375/4375 in the 3 7-43 graph.

表 8-2. OPA375 Typical Performance ( $V_S = 5 \text{ V}, V_{CM} > V_S - 1.2 \text{ V}$ )

PARAMETER	MIN TYP	MAX	UNIT
Offset voltage	3		mV
Slew rate	1.5		V/µS
Input voltage noise density at f = 1 kHz	15		nV/ √ Hz

### 8.4 Device Functional Modes

The OPAx375 family has a single functional mode. The OPA2375 and OPA4375 are powered on as long as the power-supply voltage is between 1.7 V ( $\pm 0.85$  V) and 5.5 V ( $\pm 2.75$  V). The OPA375 is powered on as long as the power-supply voltage is between 2.25 V ( $\pm 1.125$  V) and 5.5 V ( $\pm 2.75$  V).

### 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The OPAx375 family features 10-MHz bandwidth and 4.75-V/ $\mu$ s slew rate with 890  $\mu$ A (OPA375), 990  $\mu$ A (OPA2375/4375) of supply current per channel, providing good AC performance at low-power consumption. DC applications are well served with a low input noise voltage of 3.5 nV/  $\sqrt{Hz}$  (OPA2375/4375), 3.7 nV/  $\sqrt{Hz}$  (OPA375) at 10 kHz, low input bias current, and a typical input offset voltage of 0.15 mV.

#### 9.2 Single-Supply Electret Microphone Preamplifier With Speech Filter

Electret microphones are commonly used in portable electronics because of the small size, low cost, and relatively good signal-to-noise ratio (SNR). The small package size, low operating voltage and AC performance of the OPA375 make the device a viable option for preamplifier circuits for electret microphones. The circuit shown in 89-1 is a single-supply preamplifier circuit for electret microphones.




图 9-1. Microphone Preamplifier

#### 9.2.1 Design Requirements

The design requirements are as follows:

Supply voltage: 3 V

Input voltage: 7.93 mV<sub>RMS</sub> (0.63 Pa with a - 38-dB SPL microphone)

Output: 1 V<sub>RMS</sub>

• Bandwidth: 300 Hz to 3 kHz

#### 9.2.2 Detailed Design Procedure

The transfer function defining the relationship between V<sub>OUT</sub> and the AC input signal is shown in 方程式 1.

$$V_{OUT} = V_{IN_{-}AC} \times \left(1 + \frac{R_F}{R_G}\right) \tag{1}$$

The required gain can be calculated based on the expected input signal level and desired output level as shown in 方程式 2.

$$G_{OPA} = \frac{V_{OUT}}{V_{IN\_AC}} = \frac{1V_{RMS}}{7.93mV_{RMS}} = 126\frac{V}{V}$$
(2)

Select a standard 10-k  $\Omega$  feedback resistor and calculate R<sub>G</sub> from 方程式 3.

$$R_G = \frac{R_F}{G_{OPA} - 1} = \frac{10k\Omega}{126\frac{V}{V} - 1} = 80\Omega \rightarrow 78.7\Omega \text{ (closest standard value)}$$
(3)

To minimize the attenuation in the desired passband from 300 Hz to 3 kHz, set the upper  $(f_H)$  and lower  $(f_L)$  cutoff frequencies outside of the desired bandwidth as:

$$f_{L} = 200 \text{ Hz} \tag{4}$$

and

$$f_{H} = 5 \text{ kHz} \tag{5}$$

Select  $C_G$  to set the  $f_L$  cutoff frequency using 方程式 6.

$$C_G = \frac{1}{2 \times \pi \times R_G \times f_L} = \frac{1}{2 \times \pi \times 78.7\Omega \times 200 Hz} = 10.11 \mu F \to 10 \mu F$$
(6)

Select  $C_F$  to set the  $f_H$  cutoff frequency using 方程式 7.


$$C_F = \frac{1}{2 \times \pi \times R_F \times f_H} = \frac{1}{2 \times \pi \times 10k\Omega \times 5kHz} = 3.18nF \rightarrow 3.3nF \text{ (Standard Value)}$$
(7)

The input signal cutoff frequency must be set low enough such that low-frequency sound waves still pass through. Therefore select  $C_{IN}$  to achieve a 30-Hz cutoff frequency ( $f_{IN}$ ) using 方程式 8.

$$C_{IN} = \frac{1}{2 \times \pi \times (R_1 \parallel R_2) \times f_{IN}} = \frac{1}{2 \times \pi \times 100k\Omega \times 30Hz} = 53nF \rightarrow 68nF \text{ (Standard Value)}$$
(8)



#### 9.2.3 Application Curves





### 10 Power Supply Recommendations

The OPA2375 and OPA4375 devices are specified for operation from 1.7 V to 5.5 V ( $\pm 0.85$  V to  $\pm 2.75$  V). The OPA375 device is specified for operation from 2.25 V to 5.5 V ( $\pm 1.125$  V to  $\pm 2.75$  V). Many specifications of the OPAx375 family apply from  $-40^{\circ}$ C to  $125^{\circ}$ C.

#### **CAUTION**

Supply voltages larger than 7 V can permanently damage the device (see # 7.1).

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see <sup>††</sup> 11.1.



### 11 Layout

### 11.1 Layout Guidelines

For best operational performance of the device, use good printed-circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational
  amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power
  sources local to the analog circuitry.
  - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
  these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than
  crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in [8] 11-1.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

Product Folder Links: OPA375 OPA2375



## 11.2 Layout Example





图 11-1. Operational Amplifier Board Layout for Noninverting Configuration



Copyright © 2017, Texas Instruments Incorporated

图 11-2. Layout Example Schematic






图 11-3. Example Layout for VSSOP-8 (DGK) Package



## 12 Device and Documentation Support

### **12.1 Documentation Support**

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, QFN/SON PCB Attachment
- · Texas Instruments, Quad Flatpack No-Lead Logic Packages
- · Texas Instruments, EMI Rejection Ratio of Operational Amplifiers

## 12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 12.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

Bluetooth® is a registered trademark of Bluetooth SIG, Inc.

所有商标均为其各自所有者的财产。

### 12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 12.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。



## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

## 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com/legal/termsofsale.html) 或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021,德州仪器 (TI) 公司 www.ti.com 9-Sep-2021

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2375IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 125	O75D	Samples
OPA2375IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2J8T	Samples
OPA2375IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2375D	Samples
OPA2375IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O75D	Samples
OPA2375IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2375P	Samples
OPA2375SIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	HIF	Samples
OPA375IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19W	Samples
OPA375IDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	19W	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 9-Sep-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 3-Jun-2022

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2375IDDFR	SOT-23- THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
OPA2375IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2375IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2375IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
OPA2375IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
OPA2375SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1
OPA375IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA375IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



www.ti.com 3-Jun-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2375IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
OPA2375IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2375IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA2375IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
OPA2375IPWR	TSSOP	PW	8	2000	356.0	356.0	35.0
OPA2375SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0
OPA375IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
OPA375IDCKT	SC70	DCK	5	250	190.0	190.0	30.0

# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DCK (R-PDSO-G5)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





PLASTIC SMALL OUTLINE




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.



PLASTIC SMALL OUTLINE




NOTES: (continued)

- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.






NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
  C. QFN (Quad Flatpack No-Lead) package configuration.
  D. This package complies to JEDEC MO-288 variation X2EFD.



## RUG (R-PQFP-N10)



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.





SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司