











### bq24040, bq24041, bq24045

ZHCS292F - SEPTEMBER 2009 - REVISED MARCH 2015

# bq2404x 1A 具有自动启动功能的单输入,单节锂离子和锂聚合物电池充电器

### 1 特性

- 充电中
  - 充电电压精度为 1%
  - 10% 充电电流准确度
  - 引脚可选 USB 100mA 和 500mA 最大输入电流 限值
  - 可编程终止和预充电阈值, bq24040 和 bq24045
  - bq24045 支持高压 (4.35V) 电池化学成分
- 保护功能
  - 30V 输入额定电压;带有 6.6V 或者 7V 的输入 过压保护
  - 输入电压动态电源管理
  - 125°C 热调节: 150°C 热关断保护
  - OUT 短路保护和 ISET 短路检测
  - 通过低温时的电池 NTC-1/2 快速充电电流,高 温时的 4.06V 电压, bq24040 和 bq24045 可在 JEITA 范围内运行
  - 固定 10 小时安全定时器, bq24040 和 bq24045

#### 系统

- 针对带有热敏电阻的缺失电池组的自动终止和定时器禁用模式 (TTDM), bq2040 和 bq24045
- 状态标示 充电/完成
- 采用小型 2mm x 2mm<sup>2</sup> 两边扁平无引线 (DFN)-10 封装
- 针对生产线测试集成了自动启动功能,bg24041

### 2 应用范围

- 智能电话
- 掌上电脑 (PDA)
- MP3 播放器
- 低功耗手持器件

### 3 说明

bq2404x 系列器件是面向空间受限的便携应用的高度 集成锂离子和锂聚合物线性充电器器件。 该器件由 USB 端口或交流适配器供电。 带输入过压保护的高输 入电压范围支持低成本、非稳压适配器。

bq2404x 具有为电池充电的单电源输出。 如果在 10 小时的安全定时器期间内平均系统负载无法让电池充满电,则可以使系统负载与电池并联。

电池充电经历以下三个阶段:调节,恒定电流和恒定电压。在所有充电阶段,内部控制环路都会监控 IC 结温,当其超过内部温度阈值时,它会减少充电电流。


充电器功率级和充电电流感应功能完全集成在了一起。该充电器具有高精度电流和电压调节环路功能、充电状态显示,和充电终止功能。 预充电电流和终止电流阈值都可以通过 bq24040 和 bq 24045 上的外部电阻进行编程。 快速充电电流值也可以通过一个外部电阻进行编程。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
bq24040	WSON (10)	2.00mm x 2.00mm
bq24041	WSON (10)	2.00mm x 2.00mm
bq24045	WSON (10)	2.00mm x 2.00mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

### 简化电路原理图





_	
	<b>—</b> .
	77.
	71

1	特性 1		8.2 Functional Block Diagram	12
2	应用范围 1		8.3 Feature Description	13
3			8.4 Device Functional Modes	16
4	修订历史记录	9	Application and Implementation	21
5	Device Comparison4		9.1 Application Information	21
6	Pin Configuration and Functions		9.2 Typical Applications	21
7	<del>-</del>	10	Power Supply Recommendations	29
′	Specifications 5	11	Layout	29
	7.1 Absolute Maximum Ratings		11.1 Layout Guidelines	
	7.2 ESD Ratings		11.2 Layout Example	
	7.3 Recommended Operating Conditions 5 7.4 Thermal Information	12	器件和文档支持	
	7.5 Electrical Characteristics		12.1 文档支持	
	7.6 Timing Requirements 9		12.2 相关链接	
	7.7 Typical Operational Characteristics (Protection		12.3 商标	
	Circuits Waveforms)10		12.4 静电放电警告	30
8	Detailed Description 11		12.5 术语表	
•	8.1 Overview	13	机械、封装和可订购信息	30

### 4 修订历史记录

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision E (February 2014) to Revision F	Page
•	已更改器件信息表的标题信息,并删除了器件编号中的封装标识	
•	Changed the Terminal Configuration and Functions To: Pin Configuration and Functions	
•	The storage temperature range has been moved to the Absolute Maximum Ratings <sup>(1)</sup>	
•	Changed the Handling Ratings table To: ESD Ratings and updated the guidelines	5
•	Added the package family to the column heading in the <i>Thermal Information</i>	6
•	Added the NOTE to the Application and Implementation	2′

### Changes from Revision D (March 2013) to Revision E

Page

•	已添加处理额定值表,特性描述部分,器件功能模式部分,应用和实施部分,电源相关建议部分,布局部分,器件和 文档支持部分以及机械、封装和可订购信息部分	
•	Changed the Dissipation Rating table to the <i>Thermal Information</i>	(
•	Changed V <sub>O_HT(REG)</sub> in the Electrical Characteristics table to include new values bq24045	
•	Added the Timing Requirements table	9
•	Deleted the last sentence in the first paragraph of the TS (bq24040/5) section	. 18
•	Added the Application Performance Curves.	24




Cł	anges from Revision C (February 2013) to Revision D	Page
•	已将特性从: 固定 10 小时安全定时器更改为: 固定 10 小时安全定时器, bq24040 和 bq24045	1
•	Changed the OUT terminal DESCRIPTION	4
•	Changed R <sub>ISET</sub> NOM value in the ROC table From: 49.9 k $\Omega$ To: 10.8 k $\Omega$	5
•	Changed R <sub>ISET_SHORT</sub> test conditions From: R <sub>ISET</sub> : $600\Omega \rightarrow 250\Omega$ To: R <sub>ISET</sub> : $540\Omega \rightarrow 250\Omega$	6
•	Changed I <sub>OUT_CL</sub> test conditions From: R <sub>ISET</sub> : $600\Omega \rightarrow 250\Omega$ To: R <sub>ISET</sub> : $540\Omega \rightarrow 250\Omega$	6
•	Deleted: Internally Set: bq24041 from the TERMINATION section	7
•	Added bq24040 and bq24045 only to the BATTERY CHARGING TIMERS AND FAULT TIMERS section	9
•	Changed text in the ISET section From: "maximum current between 1.1A and 1.35A" To: "maximum current between 1.05A and 1.4A"	17
•	Changed the Timers section	19
•	Deleted: I <sub>OUT TERM</sub> = 54mA from the Typical Application Circuit: bq24041, with ASI and ASO conditions	27
	nanges from Revision B (June 2012) to Revision C	Page
•	已添加器件 bq24045	
	Added additional K <sub>ISET</sub> information to the Electrical Characteristics table	
<u>.</u>	Added graph - Line Regulation	
Cł	nanges from Revision A (September 2009) to Revision B	Page
•	己将所有的"锂离子"更改为"锂离子和锂聚合物"	1
Cł	nanges from Original (August 2009) to Revision A	Page
•	已更改 器件状态,从"产品预览"更改为"量产数据"	1




### 5 Device Comparison

PART#	V <sub>O(REG)</sub>	V <sub>OVP</sub>	PreTerm	ASI/ASO	TS/BAT_EN	PG	PACKAGE
bq24040	4.20 V	6.6 V	Yes	No	TS (JEITA)	Yes	10 terminal 2 × 2mm <sup>2</sup> DFN
bq24041	4.20 V	7.1 V	No	Yes	BAT_EN Terminaton Disabled	Yes	10 terminal 2 × 2mm <sup>2</sup> DFN
bq24045	4.35V	6.6V	Yes	No	TS (JEITA)	Yes	10 terminal 2 × 2mm <sup>2</sup> DFN

### 6 Pin Configuration and Functions





### **Pin Functions**

NAME	bq24040 bq24045	bq24041	1/0	DESCRIPTION	
IN	1	1	I	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors 1µF to 10µF, connect from IN to V <sub>SS</sub> .	
OUT	10	10	0	Battery Connection. System Load may be connected. Expected range of bypass capacitors 1μF to 10μF.	
PRE-TERM	4	-	I	Programs the Current Termination Threshold (5 to 50% of lout which is set by ISET) and Sets the Pre- Charge Current to twice the Termination Current Level.	
				Expected range of programming resistor is 1k to 10kΩ (2k: lpgm/10 for term; lpgm/5 for precharge)	
ISET	2	2	I	Programs the Fast-charge current setting. External resistor from ISET to VSS defines fast charge current value. Range is 10.8k (50mA) to 540Ω (1000mA).	
ISET2	7	7	ı	Programming the Input/Output Current Limit for the USB or Adaptor source:  oq24040/5 => High = 500mAmax, Low = ISET, FLOAT = 100mAmax.  oq24041 => High = 410mAmax, Low = ISET, FLOAT = 100mAmax.	
TS	9(1)	-	I	Temperature sense terminal connected to bq24040/5 -10k at 25°C NTC thermistor, in the battery pack. Floating T terminal or pulling High puts part in TTDM "Charger" Mode and disable TS monitoring, Timers and Termination. Pulling terminal Low disables the IC. If NTC sensing is not needed, connect this terminal to VSS through an external 10 k $\Omega$ resistor. A 250k $\Omega$ from TS to ground will prevent IC entering TTDM mode when battery with thermistor is removed.	
BAT_EN	-	9	I	Charge Enable Input (active low)	
VSS	3	3	-	Ground terminal	
CHG	8	8	0	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or Charge complete.	
PG	5	5	0	Low (FET on) indicates the input voltage is above UVLO and the OUT (battery) voltage.	
ASI	-	4	I	Auto start External input. Internal 200kΩ pull-down.	
ASO	_	6	0	Auto Start Logic Output	
NC	6	_	NA	Do not make a connection to this terminal (for internal use) – Do not route through this terminal	
Thermal PAD and Package	Pad 2x2mm²	Pad 2x2mm <sup>2</sup>	-	There is an internal electrical connection between the exposed thermal pad and the VSS terminal of the device. The thermal pad must be connected to the same potential as the VSS terminal on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS terminal must be connected to ground at all times	

(1) Spins have different terminal definitions



### 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	·		MIN	MAX	UNIT
		IN (with respect to VSS)	-0.3	30	V
	Input Voltage	OUT (with respect to VSS)	-0.3	7	V
	input voltage	PRE-TERM, ISET, ISET2, TS, CHG, PG, ASI, ASO (with respect to VSS)	-0.3	7	V
	Input Current	IN		1.25	Α
	Output Current (Continuous)	OUT		1.25	Α
	Output Sink Current	CHG		15	mA
TJ	Junction temperature		-40	150	°C
T <sub>STG</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

### 7.2 ESD Ratings

			VALUE	UNIT
\/	Electrostatic discharge (1)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (2)	±3000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (3)	±1500	V

<sup>(1)</sup> The test was performed on IC terminals that may potentially be exposed to the customer at the product level. The bq2404x IC requires a minimum of the listed capacitance, external to the IC, to pass the ESD test. The D+ D- lines require clamp diodes such as CM1213A-02SR from CMD to protect the IC for this testing.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions<sup>(1)</sup>

		MIN	NOM	UNIT
V	IN voltage range	3.5	28	V
V <sub>IN</sub>	IN operating voltage range, Restricted by V <sub>DPM</sub> and V <sub>OVP</sub>	4.45	6.45	V
I <sub>IN</sub>	Input current, IN terminal		1	Α
I <sub>OUT</sub>	Current, OUT terminal		1	Α
TJ	Junction temperature	0	125	°C
R <sub>PRE-TERM</sub>	Programs precharge and termination current thresholds	1	10	kΩ
R <sub>ISET</sub>	Fast-charge current programming resistor	0.540	10.8	kΩ
R <sub>TS</sub>	10k NTC thermistor range without entering BAT_EN or TTDM	1.66	258	kΩ

(1) Operation with  $V_{\text{IN}}$  less than 4.5V or in drop-out may result in reduced performance.

<sup>(3)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DSQ (WSON)	UNIT
	I HERMAL METRIC	10 PINS	UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance	63.5	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	79.5	
$\theta_{JB}$	Junction-to-board thermal resistance	33.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.8	*C/VV
ΨЈВ	Junction-to-board characterization parameter	34.3	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	7.5	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

### 7.5 Electrical Characteristics

Over junction temperature range  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
UVLO	Undervoltage lock-out Exit	$V_{IN}$ : 0V $\rightarrow$ 4V Update based on sim/char	3.15	3.3	3.45	V
V <sub>HYS_UVLO</sub>	Hysteresis on V <sub>UVLO_RISE</sub> falling	$V_{IN}$ : $4V \rightarrow 0V$ , $V_{UVLO\_FALL} = V_{UVLO\_RISE} - V_{HYS-UVLO}$	175	227	280	mV
V <sub>IN-DT</sub>	Input power good detection threshold is $V_{OUT} + V_{IN-DT}$	(Input power good if V $_{\rm IN}$ > V $_{\rm OUT}$ + V $_{\rm IN-DT}$ ); V $_{\rm OUT}$ = 3.6V, V $_{\rm IN}$ : 3.5V $\rightarrow$ 4V	30	80	145	mV
V <sub>HYS-INDT</sub>	Hysteresis on V <sub>IN-DT</sub> falling	$V_{OUT} = 3.6V, V_{IN}: 4V \rightarrow 3.5V$		31		mV
W	langet over valtage protection throughold	V <sub>IN</sub> : 5V → 12V (bq24040, bq24045)	6.5	6.65	6.8	V
V <sub>OVP</sub>	Input over-voltage protection threshold	V <sub>IN</sub> : 5V → 12V (bq24041)	6.9	7.1	7.3	V
V <sub>HYS-OVP</sub>	Hysteresis on OVP	$V_{IN}$ : 11V $\rightarrow$ 5V		95		mV
V	USB/Adaptor low input voltage protection.	Feature active in USB mode; Limit Input Source Current to 50mA; $V_{OUT}$ = 3.5V; $R_{ISET}$ = 825 $\Omega$	4.34	4.4	4.46	٧
V <sub>IN-DPM</sub>	Restricts lout at V <sub>IN-DPM</sub>	Feature active in Adaptor mode; Limit Input Source Current to 50mA; V <sub>OUT</sub> = 3.5V; R <sub>ISET</sub> = 825	4.24	4.3	4.46	V
	USB input I-Limit 100mA	ISET2 = Float; R <sub>ISET</sub> = 825Ω	85	92	100	
I <sub>IN-USB-CL</sub>	USB input I-Limit 500mA, bq24040, bq24045	ISET2 = High; $R_{ISET}$ = $825\Omega$	430 462		500	mA
	USB input I-Limit 380mA, bq24041	ISET2 = High; $R_{ISET}$ = $825\Omega$	350	386	420	
ISET SHORT (	CIRCUIT TEST					
R <sub>ISET_SHORT</sub>	Highest Resistor value considered a fault (short). Monitored for lout>90mA	$R_{ISET}{:}~540\Omega \rightarrow 250\Omega,$ lout latches off. Cycle power to Reset.	280		500	Ω
I <sub>OUT_CL</sub>	Maximum OUT current limit Regulation (Clamp)	$\begin{aligned} &V_{\text{IN}}=5\text{V, V}_{\text{OUT}}=3.6\text{V, V}_{\text{ISET2}}=\text{Low, R}_{\text{ISET}}\text{: }540\Omega \rightarrow 250\Omega, \\ &I_{\text{OUT}}\text{ latches off after }t_{\text{DGL-SHORT}} \end{aligned}$	1.05		1.4	Α
BATTERY SHO	ORT PROTECTION					
V <sub>OUT(SC)</sub>	OUT terminal short-circuit detection threshold/ precharge threshold	Vout:3V → 0.5V, no deglitch	0.75	0.8	0.85	V
V <sub>OUT(SC-HYS)</sub>	OUT terminal Short hysteresis	Recovery ≥ V <sub>OUT(SC)</sub> + V <sub>OUT(SC-HYS)</sub> ; Rising, no Deglitch		77		mV
I <sub>OUT(SC)</sub>	Source current to OUT terminal during short- circuit detection		10	15	20	mA
QUIESCENT C	URRENT					
I <sub>OUT(PDWN)</sub>	Battery current into OUT terminal	V <sub>IN</sub> = 0V			1	
I <sub>OUT(DONE)</sub>	OUT terminal current, charging terminated	V <sub>IN</sub> = 6V, V <sub>OUT</sub> > V <sub>OUT(REG)</sub>			6	μA
I <sub>IN(STDBY)</sub>	Standby current into IN terminal	$TS = LO, V_{IN} \le 6V$			125	μΑ
I <sub>CC</sub>	Active supply current, IN terminal	TS = open, $V_{IN}$ = 6V, TTDM – no load on OUT terminal, $V_{OUT}$ > $V_{OUT(REG)}$ , IC enabled		0.8	1	mA



### Electrical Characteristics (接下页)

Over junction temperature range  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage (unless otherwise noted)

Over juricus	on temperature range o o = 1j =	123 C and recommended supply voltage	(unicos ou	ici wise riote	u)	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY CHA	ARGER FAST-CHARGE					
V	Battery regulation voltage	$V_{IN} = 5.5V$ , $I_{OUT} = 25$ mA, $(V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C}$ , bq24040)	4.16	4.2	4.23	V
V <sub>OUT(REG)</sub>	battery regulation voltage	$V_{IN} = 5.5V$ , $I_{OUT} = 25\text{mA}$ , $(V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C}$ , bq24045)	4.30	4.35	4.40	V
$V_{O\_HT(REG)}$	Battery hot regulation Voltage	$V_{IN} = 5.5V$ , $I_{OUT} = 25\text{mA}$ , $(V_{TS:45^{\circ}C} \le V_{TS} \le V_{TS:0^{\circ}C}$ , bq24040)	4.02	4.06	4.1	V
*O_HT(REG)	Danely not regulation rendge	$V_{IN} = 5.5V$ , $I_{OUT} = 25mA$ , $(V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C}$ , bq24045)	4.16	4.2	4.23	·
I <sub>OUT(RANGE)</sub>	Programmed Output "fast charge" current range	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$ ; $V_{IN} = 5V$ , ISET2=Lo, $R_{ISET} = 540$ to $10.8k\Omega$	10		1000	mA
$V_{DO(IN\text{-}OUT)}$	Drop-Out, VIN – VOUT	Adjust VIN down until $I_{OUT} = 0.5A$ , $V_{OUT} = 4.15V$ , $R_{ISET} = 540$ , $ISET2 = Lo$ (adaptor mode); $T_J \le 100$ °C		325	500	mV
I <sub>OUT</sub>	Output "fast charge" formula	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$ ; $V_{IN} = 5V$ , ISET2 = Lo		K <sub>ISET</sub> /R <sub>ISET</sub>		Α
Ì		$R_{ISET} = K_{ISET} / I_{OUT}$ ; 50 < $I_{OUT}$ < 1000 mA	510	540	570	
K <sub>ISET</sub>	Fast charge current factor	$R_{ISET} = K_{ISET} / I_{OUT}$ ; 25 < $I_{OUT}$ < 50 mA	480	527	600	ΑΩ
I		$R_{ISET} = K_{ISET}/I_{OUT}$ ; 10 < $I_{OUT}$ < 25 mA	350	520	680	
		R <sub>ISET</sub> = K <sub>ISET</sub> /I <sub>OUT</sub> ; 50 < I <sub>OUT</sub> < 1000 mA	510	560	585	
K <sub>ISET</sub>	Fast charge current factor (bq24045)	R <sub>ISET</sub> = K <sub>ISET</sub> /I <sub>OUT</sub> ; 25 < I <sub>OUT</sub> < 50 mA	480	557	596	ΑΩ
1		R <sub>ISET</sub> = K <sub>ISET</sub> /I <sub>OUT</sub> ; 10 < I <sub>OUT</sub> < 25 mA	350	555	680	•
PRECHARGE -	- SET BY PRETERM terminal: bg24040 / bg240	45; Internally Set: bq24041				
V <sub>LOWV</sub>	Pre-charge to fast-charge transition threshold		2.4	2.5	2.6	V
I <sub>PRE-TERM</sub>	See the Termination Section					-
	Pre-charge current, default setting	V <sub>OUT</sub> < V <sub>LOWV</sub> ; R <sub>ISET</sub> = 1080Ω; bq24040: <b>R</b> <sub>PRE-TERM</sub> = <b>High Z</b> ; bq24041: Internally Fixed	18	20	22	%I <sub>OUT-CC</sub>
%PRECHG	Pre-charge current formula	$R_{PRE-TERM} = K_{PRE-CHG} (\Omega/\%) \times \%_{PRE-CHG} (\%)$	R	PRE-TERM/KPRE-CHG%		
	,	$V_{OUT} < V_{LOWV}, V_{IN} = 5V, R_{PRE-TERM} = 2k \text{ to } 10k\Omega; R_{ISET} = 1080\Omega$ , $R_{PRE-TERM} = K_{PRE-CHG} \times \%l_{FAST-CHG}$ , where $\%l_{FAST-CHG}$ is 20 to 100%	90	100	110	Ω/%
K <sub>PRE-CHG</sub>	% Pre-charge Factor	$V_{OUT} < V_{LOWV}, V_{IN} = 5V, R_{PRE-TERM} = 1k to 2k\Omega; R_{ISET} = 1080\Omega, R_{PRE-TERM} = K_{PRE-CHG} \times \%I_{FAST-CHG}, where \%I_{FAST}.$ $_{CHG} \text{ is } 10\% \text{ to } 20\%$	84	100	117	Ω/%
TERMINATION	I - SET BY PRE-TERM terminal: bq24040 / bq24	4045				
	Termination Threshold Current, default setting	$V_{OUT} > V_{RCH}$ ; $R_{ISET} = 1k$ ; bq24040 / bq24045: $R_{PRE-TERM} = High Z$	9	10	11	%I <sub>OUT-CC</sub>
%TERM	Termination Current Threshold Formula, bq24040 / bq24045	$R_{PRE-TERM} = K_{TERM} (\Omega/\%) \times \%TERM (\%)$		R <sub>PRE-TERM</sub> / K <sub>TERM</sub>		
K <sub>TERM</sub>	% Term Factor	$\begin{split} &V_{OUT} > V_{RCH}, \ V_{IN} = 5V, \ R_{PRE\text{-}TERM} = 2k \ to \ 10k\Omega \ ; \ R_{ISET} = \\ &750\Omega \ K_{TERM} \times WI_{FAST\text{-}CHG}, \ where \ WI_{FAST\text{-}CHG} \ is \ 10 \ to \ 50\% \end{split}$	182	200	216	Ω/%
NTERM	78 Territ 1 delet	$V_{OUT} > V_{RCH}$ , $V_{IN} = 5V$ , $R_{PRE-TERM} = 1k$ to $2k\Omega$ ; $R_{ISET} = 750\Omega$ $K_{TERM} \times$ %lset, where %lset is 5 to 10%	174	199	224	12/70
I <sub>PRE-TERM</sub>	Current for programming the term. and prechg with resistor. I <sub>Term-Start</sub> is the initial PRE- TERM curent.	R <sub>PRE-TERM</sub> = 2k, V <sub>OUT</sub> = 4.15V	71	75	81	μΑ
%TERM	Termination current formula			$R_{TERM}/K_{TERM}$ %		
I <sub>Term-Start</sub>	Elevated PRE-TERM current for, t <sub>Term-Start</sub> , during start of charge to prevent recharge of full battery,		80	85	92	μA
RECHARGE O	R REFRESH - bq24040 / bq24045	· ·				
	Recharge detection threshold – Normal Temp	$V_{\text{IN}} = 5\text{V},  V_{\text{TS}} = 0.5\text{V},  V_{\text{OUT}} \text{: } 4.25\text{V} \rightarrow V_{\text{RCH}}$	V <sub>O(REG)</sub> -0.120	V <sub>O(REG)</sub> -0.095	V <sub>O(REG)</sub> -0.07	V
V <sub>RCH</sub>	Recharge detection threshold – Hot Temp	$V_{IN} = 5V$ , $V_{TS} = 0.2V$ , $V_{OUT}$ : 4.15V $\rightarrow V_{RCH}$	V <sub>O_HT(REG)</sub> -0.130	V <sub>O_HT(REG)</sub> -0.105	V <sub>O_HT(REG)</sub> -0.080	V
BATTERY DET	TECT ROUTINE - bq24040 / bq24045 (NOTE: In	Hot mode V <sub>O(REG)</sub> becomes V <sub>O_HT(REG)</sub> )				
V <sub>REG-BD</sub>	VOUT Reduced regulation during battery detect	V <sub>IN</sub> = 5V, V <sub>TS</sub> = 0.5V, Battery Absent	V <sub>O(REG)</sub> - 0.450	V <sub>O(REG)</sub> -0.400	V <sub>O(REG)</sub> -350	V
I <sub>BD-SINK</sub>	Sink current during V <sub>REG-BD</sub>		7		10	mA
		V 5V V 05V B # 41 4	V <sub>O(REG)</sub> -	V -0.100	V <sub>O(REG)</sub> -	V
$V_{\text{BD-HI}}$	High battery detection threshold	V <sub>IN</sub> = 5V, V <sub>TS</sub> = 0.5V, Battery Absent	0.150	V <sub>O(REG)</sub> -0.100	V <sub>O(REG)</sub> - 0.050	v



### Electrical Characteristics (接下页)

Over junction temperature range  $0^{\circ}C \le T_{J} \le 125^{\circ}C$  and recommended supply voltage (unless otherwise noted)

,	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY-PA	CK NTC MONITOR; TS Terminal: bq24040 / bq2					
I <sub>NTC-10k</sub>	NTC bias current	V <sub>TS</sub> = 0.3V	48	50	52	μA
I <sub>NTC-DIS-10k</sub>	10k NTC bias current when Charging is disabled.	$V_{TS} = 0V$	27	30	34	μA
I <sub>NTC-FLDBK-10k</sub>	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM			5	6.5	μA
V <sub>TTDM(TS)</sub>	Termination and timer disable mode Threshold – Enter	$V_{TS}$ : 0.5V $\rightarrow$ 1.7V; Timer Held in Reset	1550	1600	1650	mV
V <sub>HYS-TTDM(TS)</sub>	Hysteresis exiting TTDM	V <sub>TS</sub> : 1.7V → 0.5V; Timer Enabled		100		mV
V <sub>CLAMP(TS)</sub>	TS maximum voltage clamp	V <sub>TS</sub> = Open (Float)	1800	1950	2000	mV
V <sub>TS_I-FLDBK</sub>	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6uS) takes place near this spec threshold. $V_{TS}$ : 1.425V $\rightarrow$ 1.525V		1475		mV
C <sub>TS</sub>	Optional Capacitance – ESD			0.22		μF
V <sub>TS-0°C</sub>	Low temperature CHG Pending	Low Temp Charging to Pending; $V_{TS}$ : 1V $\rightarrow$ 1.5V	1205	1230	1255	mV
V <sub>HYS-0°C</sub>	Hysteresis at 0°C	Charge pending to low temp charging; $V_{TS}$ : 1.5V $\rightarrow$ 1V		86		mV
V <sub>TS-10°C</sub>	Low temperature, half charge	Normal charging to low temp charging; $V_{TS}$ : 0.5V $\rightarrow$ 1V	765	790	815	mV
V <sub>HYS-10°C</sub>	Hysteresis at 10°C	Low temp charging to normal CHG; $V_{TS}$ : 1V $\rightarrow$ 0.5V		35		mV
V <sub>TS-45°C</sub>	High temperature at 4.1V	Normal charging to high temp CHG; $V_{TS}$ : 0.5V $\rightarrow$ 0.2V	263	278	293	mV
V <sub>HYS-45°C</sub>	Hysteresis at 45°C	High temp charging to normal CHG; $V_{TS}$ : 0.2V $\rightarrow$ 0.5V		10.7		mV
V <sub>TS-60°C</sub>	High temperature Disable	High temp charge to pending; $V_{TS}$ : 0.2V $\rightarrow$ 0.1V	170	178	186	mV
V <sub>HYS-60°C</sub>	Hysteresis at 60°C	Charge pending to high temp CHG; $V_{TS}$ : 0.1V $\rightarrow$ 0.2V		11.5		mV
V <sub>TS-EN-10k</sub>	Charge Enable Threshold, (10k NTC)	$V_{TS}$ : $0V \rightarrow 0.175V$ ;	80	88	96	mV
V <sub>TS-DIS_HYS-10k</sub>	HYS below $V_{\text{TS-EN-}10k}$ to Disable, (10k NTC)	$V_{TS}$ : 0.125V $\rightarrow$ 0V;		12		mV
THERMAL RE	GULATION					
$T_{J(REG)}$	Temperature regulation limit			125		°C
T <sub>J(OFF)</sub>	Thermal shutdown temperature			155		°C
T <sub>J(OFF-HYS)</sub>	Thermal shutdown hysteresis			20		°C
BAT_EN , bq2	4041				•	
I BAT_EN	Current Sourced out of terminal	V <sub>BAT_EN</sub> < 1.4 V	2.3	5	9	μΑ
V <sub>IL</sub>	Logic LOW enables charger		0		0.4	V
V <sub>IH</sub>	Logic HIGH disables charger		1.1		6	V
V <sub>CLAMP</sub>	Floating Clamp Voltage	Floating BAT_EN terminal	1.4	1.6	1.8	V
LOGIC LIVELS	S ON ISET2				,	
V <sub>IL</sub>	Logic LOW input voltage	Sink 8 µA			0.4	V
V <sub>IH</sub>	Logic HIGH input voltage	Source 8 µA	1.4			V
I <sub>IL</sub>	Sink current required for LO	V <sub>ISET2</sub> = 0.4V	2		9	μA
I <sub>IH</sub>	Source current required for HI	V <sub>ISET2</sub> = 1.4V	1.1		8	μA
V <sub>FLT</sub>	ISET2 Float Voltage	· ·	575	900	1225	mV
	, ASI AND ASO TERMINALS, bq24041		1			
V <sub>ASIL</sub>	Has 200k Internal Pull-down				0.4	V
V <sub>ASIH</sub>			1.3		J., 7	V
V <sub>ASOL</sub>	Auto Start Output Sinks 1mA		1.0		0.4	V
	Auto Start Dutput Sources 1mA		V .04		0.4	V
V <sub>ASOH</sub>	S ON CHG AND PG		V <sub>OUT</sub> - 0.4			v
		1 5 5			0.4	
V <sub>OL</sub>	Output LOW voltage	I <sub>SINK</sub> = 5 mA			0.4	V
I <sub>LEAK</sub>	Leakage current into IC	$V_{\overline{CHG}} = 5V, V_{\overline{PG}} = 5V$			1	μΑ




### 7.6 Timing Requirements

7.0 11111	ing Requirements		MIN	TYP	MAX	UNIT
INPUT						
t <sub>DGL(PG_PWR)</sub>	Deglitch time on exiting sleep.	Time measured from V <sub>IN</sub> : 0V $\rightarrow$ 5V 1µs rise-time to $\overline{PG}$ = low, V <sub>OUT</sub> = 3.6V		45		μs
t <sub>DGL(PG_NO-</sub> PWR)	Deglitch time on $V_{\text{HYS-INDT}}$ power down. Same as entering sleep.	Time measured from V <sub>IN</sub> : 5V $\rightarrow$ 3.2V 1µs fall-time to $\overline{PG}$ = OC, V <sub>OUT</sub> = 3.6V		29		ms
t <sub>DGL(OVP-SET)</sub>	Input over-voltage blanking time	$V_{IN}: 5V \rightarrow 12V$		113		μs
t <sub>DGL(OVP-REC)</sub>	Deglitch time exiting OVP	Time measured from $V_{IN}$ : 12V $\rightarrow$ 5V 1 $\mu s$ fall-time to $\overline{PG}$ = LO		30		μs
ISET SHORT	CIRCUIT TEST		·			
t <sub>DGL_SHORT</sub>	Deglitch time transition from ISET short to I <sub>OUT</sub> disable	Clear fault by disconnecting IN or cycling (high / low) TS/BAT_EN		1		ms
PRECHARGE	E – SET BY PRETERM PIN: bq24040 / bq240	45; Internally Set: bq24041				
t <sub>DGL1(LOWV)</sub>	Deglitch time on pre-charge to fast-charge transition			70		μs
t <sub>DGL2(LOWV)</sub>	Deglitch time on fast-charge to pre-charge transition			32		ms
TERMINATIO	DN - SET BY PRE-TERM PIN: bq24040 / bq2	4045				
t <sub>DGL(TERM)</sub>	Deglitch time, termination detected			29		ms
t <sub>Term-Start</sub>	Elevated termination threshold initially active for $t_{\text{Term-Start}}$			1.25		min
RECHARGE	OR REFRESH - bq24040 / bq24045					
t <sub>DGL1(RCH)</sub>	Deglitch time, recharge threshold detected	$\begin{aligned} V_{\text{IN}} = 5\text{V, V}_{\text{TS}} = 0.5\text{V, V}_{\text{OUT}}\text{: }4.25\text{V} \rightarrow 3.5\text{V in 1}\mu\text{s;} \\ t_{\text{DGL(RCH)}} \text{ is time to ISET ramp} \end{aligned}$		29		ms
t <sub>DGL2(RCH)</sub>	Deglitch time, recharge threshold detected in OUT-Detect Mode	$V_{\rm IN}$ = 5V, $V_{\rm TS}$ = 0.5V, $V_{\rm OUT}$ = 3.5V inserted; $t_{\rm DGL(RCH)}$ is time to ISET ramp		3.6		ms
BATTERY DE	ETECT ROUTINE - bq24040 / bq24045 (NOT	E: In Hot mode V <sub>O(REG)</sub> becomes V <sub>O_HT(REG)</sub> )	·			
t <sub>DGL(HI/LOW</sub> REG)	Regulation time at V <sub>REG</sub> or V <sub>REG-BD</sub>			25		ms
BATTERY CH	HARGING TIMERS AND FAULT TIMERS: bq	24040 and bq24045 only	·			
t <sub>PRECHG</sub>	Pre-charge safety timer value	Restarts when entering Pre-charge; Always enabled when in pre-charge.	1700	1940	2250	S
t <sub>MAXCH</sub>	Charge safety timer value	Clears fault or resets at UVLO, TS/BAT_EN disable, OUT Short, exiting LOWV and Refresh	34000	38800	45000	s
BATTERY-PA	ACK NTC MONITOR; TS Terminal: bq24040	/ bq24045: 10k NTC				
too error	Deglitch exit TTDM between states			57		ms
T <sub>DGL(TTDM)</sub>	Deglitch enter TTDM between states			8		μs
taguera usa:	Deglitch for TS thresholds: 10C.	Normal to Cold Operation; $V_{TS}$ : 0.6V $\rightarrow$ 1V		50		ms
t <sub>DGL(TS_10C)</sub>	Degineri for 10 tillesifolds. 100.	Cold to Normal Operation; $V_{TS}$ : $1V \rightarrow 0.6V$		12		ms
t <sub>DGL(TS)</sub>	Deglitch for TS thresholds: 0/45/60C.	Battery charging		30		ms



### 7.7 Typical Operational Characteristics (Protection Circuits Waveforms)

SETUP: bq24040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)





### 8 Detailed Description

#### 8.1 Overview

The bq2404x is a highly integrate family of 2x2 single cell Li-Ion and Li-Pol chargers. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: Pre-charge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is very flexible, allowing programming of the fast-charge current and Pre-charge/Termination Current (bq24040/5 only). This charger is designed to work with a USB connection or Adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features: JEITA Temperature Standard (bq24040/5 only), Over-Voltage Protection, DPM-IN, Safety Timers, and ISET short protection. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-lon or Li-Pol battery pack. Upon application of a 5VDC power source the ISET and OUT short checks are performed to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of precharge current can be programmed using the PRE-TERM terminal which programs a percent of fast charge current (10 to 100%) as the precharge current. This feature is useful when the system load is connected across the battery "stealing" the battery current. The precharge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM terminal is a dual function terminal which sets the precharge current level and the termination threshold level. The termination "current threshold" is always half of the precharge programmed current level.

Once the battery voltage has charged to the VLOWV threshold, fast charge is initiated and the fast charge current is applied. The fast charge constant current is programmed using the ISET terminal. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C the IC enters thermal regulation, slows the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. 8 shows the charging profile with thermal regulation. Typically under normal operating conditions, the IC's junction temperature is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The termination can be disabled if desired. The CHG terminal is low (LED on) during the first charge cycle only and turns off once the termination threshold is reached, regardless if termination, for charge current, is enabled or disabled.

Further details are mentioned in the Operating Modes section.



### 8.2 Functional Block Diagram




图 7. Functional Block Diagram



### Functional Block Diagram (接下页)




图 8. Charging Profile With Thermal Regulation

### 8.3 Feature Description

### 8.3.1 Power-Down or Undervoltage Lockout (UVLO)

The bq2404x family is in power down mode if the IN terminal voltage is less than UVLO. The part is considered "dead" and all the terminals are high impedance. Once the IN voltage rises above the UVLO threshold the IC will enter Sleep Mode or Active mode depending on the OUT terminal (battery) voltage.

#### 8.3.2 Power-up

The IC is alive after the IN voltage ramps above UVLO (see sleep mode), resets all logic and timers, and starts to perform many of the continuous monitoring routines. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at  $10\underline{0mA}$ , sets the input current limit threshold base on the ISET2 terminal, starts the safety timer and enables the  $\overline{CHG}$  terminal. See  $\boxed{8}$  9.

#### 8.3.3 Sleep Mode

If the IN terminal voltage is between than  $V_{OUT}+V_{DT}$  and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the  $\overline{PG}$  and  $\overline{CHG}$  terminals are high impedance. As the input voltage rises and the charger exits sleep mode, the  $\overline{PG}$  terminal goes low, the safety timer continues to count, charge is enabled and the  $\overline{CHG}$  terminal returns to its previous state. See  $\boxed{8}$  10.

#### 8.3.4 New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS terminal/BAT\_EN), exiting Termination and Timer Disable Mode (TTDM), detecting a battery insertion or the OUT voltage dropterminalg below the VRCH threshold. The CHG terminal is active low only during the first charge cycle, therefore exiting TTDM or a dropterminalg below VRCH will not turn on the CHG terminal FET, if the CHG terminal is already high impedance.

# TEXAS INSTRUMENTS

### Feature Description (接下页)




图 9. TS Battery Temperature Bias Threshold and Deglitch Timers



### Feature Description (接下页)




图 10. bq2404x Power-Up Flow Diagram

### 8.3.5 Overvoltage-Protection (OVP) - Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch,  $t_{BLK(OVP)}$ . The timer ends and the  $\overline{CHG}$  and  $\overline{PG}$  terminal goes to a high impedance state. Once the overvoltage returns to a normal voltage, the  $\overline{PG}$  terminal goes low, timer continues, charge continues and the  $\overline{CHG}$  terminal goes low after a 25ms deglitch. PG terminal is optional on some packages



### Feature Description (接下页)

#### 8.3.6 Power Good Indication (PG)

After application of a 5V source, the input voltage rises above the UVLO and sleep thresholds  $(V_{IN}>V_{BAT}+V_{DT})$ , but is less than OVP  $(V_{IN}<V_{OVP})$ , then the PG FET turns on and provides a low impedance path to ground. See 20, 21, and 33.

### 8.3.7 CHG Terminal Indication

The charge terminal has an internal open drain FET which is on (pulls down to  $V_{SS}$ ) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the <u>termination</u> threshold set by the PRE-TERM resistor. The bq24041 does not terminate charge, however, the CHG terminal will turn off once the battery current reaches 10% of the programmed charge current.

The charge terminal is high impedance in sleep mode and OVP (if  $\overline{PG}$  is high impedance) and return to its previous state once the condition is removed.

Cycling input power, pulling the TS terminal low and releasing or entering pre-charge mode causes the CHG terminal to go reset (go low if power is good and a discharged battery is attached) and is considered the start of a first charge.

#### 8.4 Device Functional Modes

### 8.4.1 CHG and PG LED Pull-up Source

For host monitoring, a pull-up resistor is used between the "STATUS" terminal and the  $V_{CC}$  of the host and for a visual indication a resistor in series with an LED is connected between the "STATUS" terminal and a power source. If the CHG or PG source is capable of exceeding 7V, a 6.2V zener should be used to clamp the voltage. If the source is the OUT terminal, note that as the battery changes voltage, and the brightness of the LEDs vary.

Charging State	CHG FET/LED		
1st Charge after VIN applied	ON		
Refresh Charge			
OVP	OFF		
SLEEP			
TEMP FAULT	ON for 1st Charge		

V <sub>IN</sub> Power Good State	PG FET/LED				
UVLO					
SLEEP Mode	OFF				
OVP Mode					
Normal Input $(V_{OUT} + V_{DT} < V_{IN} < V_{OUP})$	ON				
PG is independent of chip disable					

### 8.4.2 Auto Start-up (bq24041)

The auto start-up feature is an OR gate with two inputs; an internal power good signal (logic 1 when  $V_{IN}>V_{BAT}+V_{IN-DT}$ ) and an external input from ASI terminal (internal 100k pull-down). The ASO terminal outputs a signal that can be used as a system boot signal. The OR gate is powered by the OUT terminal and the OUT terminal must be powered by an external source (battery or P/S) or via the IN terminal for the ASO terminal to deliver a logic High. The ASI and/or the internal power good signal have to be logic high for the ASO to be logic high. The ASI/ASO, OUT and PG signals are used in production testing to test the system without a battery.



### 8.4.3 IN-DPM (V<sub>IN</sub>-DPM or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage dropterminalg), reaching its current limit due to excessive load. When the input voltage drops to the  $V_{\text{IN-DPM}}$  threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than  $V_{\text{IN-DPM}}$  to power the out terminal. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3V and 4.4V respectively. This is an added safety feature that helps protect the source from excessive loads.

#### 8.4.4 OUT

The Charger's OUT terminal provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT terminal is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.

#### 8.4.5 ISET

An external resistor is used to Program the Output Current (50 to 1000mA) and can be used as a current monitor.


$$R_{ISET} = K_{ISET} \div I_{OUT}$$
 (1)

#### Where:

- I<sub>OUT</sub> is the desired fast charge current;
- K<sub>ISET</sub> is a gain factor found in the electrical specification

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution. It is shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15A.

The ISET resistor is short protected and will detect a resistance lower than  $≉340\Omega$ . The detection requires at least 80mA of output current. If a "short" is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.05A and 1.4A and is independent of the ISET short detection circuitry, as shown in  $\boxed{8}$  12. Also, see  $\boxed{8}$  28 and  $\boxed{8}$  29.



10000



### 8.4.6 PRE\_TERM – Pre-Charge and Termination Programmable Threshold, bq24040/5

Pre-Term is used to program both the pre-charge current and the termination current threshold. The pre-charge current level is a factor of two higher than the termination current level. The termination can be set between 5 and 50% of the programmed output current level set by ISET. If left floating the termination and pre-charge are set internally at 10/20% respectively. The pre-charge-to-fast-charge, V<sub>lowy</sub> threshold is set to 2.5V.

$$R_{PRE-TERM} = \text{\%Term} \times K_{TERM} = \text{\%Pre-CHG} \times K_{PRE-CHG}$$
(2)

#### Where:

- %Term is the percent of fast charge current where termination occurs;
- %Pre-CHG is the percent of fast charge current that is desired during precharge;
- K<sub>TERM</sub> and K<sub>PRE-CHG</sub> are gain factors found in the electrical specifications.

#### 8.4.7 ISET2

Is a 3-state input and programs the Input Current Limit/Regulation Threshold. A low will program a regulated fast charge current via the ISET resistor and is the maximum allowed input/output current for any ISET2 setting, Float will program a 100mA Current limit and High will program a 500mA Current limit.

Below are two configurations for driving the 3-state ISET2 terminal:




图 13. 3-state ISET2 Terminal Circuits

#### 8.4.8 TS (bq24040/5)

The TS function for the bq24040/5 is designed to follow the new JEITA temperature standard for Li-Ion and Li-Pol batteries. There are now four thresholds, 60°C, 45°C, 10°C, and 0°C. Normal operation occurs between 10°C and 45°C. If between 0°C and 10°C the charge current level is cut in half and if between 45°C and 60°C the regulation voltage is reduced to 4.1Vmax, see 图 11.

The TS feature is implemented using an internal 50 $\mu$ A current source to bias the thermistor (designed for use with a 10k NTC  $\beta$  = 3370 (SEMITEC 103AT-2 or Mitsubishi TH05-3H103F) connected from the TS terminal to V<sub>SS</sub>. If this feature is not needed, a fixed 10k $\Omega$  can be placed between TS and V<sub>SS</sub> to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS terminal low to disable charge.

The TS terminal has two additional features, when the TS terminal is pulled low or floated/driven high. A low disables charge (similar to a high on the BAT\_EN feature) and a high puts the charger in TTDM.

Above 60°C or below 0°C the charge is disabled. Once the thermistor reaches  $\neq$ -10°C the TS current folds back to keep a cold thermistor (between -10°C and -50°C) from placing the IC in the TTDM mode. If the TS terminal is pulled low into disable mode, the current is reduce to  $\neq$ 30µA, see  $\boxtimes$  9. Since the I<sub>TS</sub> curent is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10k NTC (at 25°C).



### 8.4.9 Termination and Timer Disable Mode (TTDM) - TS Terminal High

The battery charger is in TTDM when the TS terminal goes high from removing the thermistor (removing battery pack/floating the TS terminal) or by pulling the TS terminal up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the CHG terminal will go to its high impedance state if not already there. If a battery is detected the CHG terminal does not change states until the current tapers to the termination threshold, where the CHG terminal goes to its high impedance state if not already there (the regulated output will remain on).

The charging profile does not change (still has pre-charge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.

When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237k resistor between TS and  $V_{SS}$  to disable TTDM. This keeps the current source from driving the TS terminal into TTDM. This creates  $\neq 0.1^{\circ}C$  error at hot and a  $\neq 3^{\circ}C$  error at cold.

#### 8.4.10 Timers, bg24040 and bg24045 only

The pre-charge timer is set to 30 minutes. The pre-charge current, can be programmed to off-set any system load, making sure that the 30 minutes is adequate. The bq24041 does not have a safety timer.

The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or ten hour timer times out, the charging is terminated and the CHG terminal goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power or going into and out of TTDM.

#### 8.4.11 Termination

Once the OUT terminal goes above VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold, the CHG terminal goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current will terminate. If the battery was removed along with the thermistor, then the TS terminal is driven high and the charge enters TTDM. If the battery was removed and the TS terminal is held in the active region, then the battery detect routine will continue until a battery is inserted.

#### 8.4.12 Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT terminal at a useable voltage. Whenever the battery is missing the CHG terminal should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if battery is missing and not in TTDM. On power-up, if battery voltage is greater than  $V_{RCH}$  threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine is disabled while the IC is in TTDM, or has a TS fault. See 图 14 for the Battery Detect Flow Diagram.

#### 8.4.13 Refresh Threshold

After termination, if the OUT terminal voltage drops to  $V_{RCH}$  (100mV below regulation) then a new charge is initiated, but the CHG terminal remains at a high impedance (off).

### 8.4.14 Starting a Charge on a Full Battery

The termination threshold is raised by ≉14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.






图 14. Battery Detect Routine (bq24040)



### 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The bq2404x series of devices are highly integrated Li-Ion and Li-Pol linear chargers devices targeted at space-limited portable applications. The devices operate from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters. These devices have a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10 hour safety timer.

### 9.2 Typical Applications

#### 9.2.1 Typical Application: bg24040 and bg24045

I<sub>OUT FAST CHG</sub> = 540mA; I<sub>OUT PRE CHG</sub> = 108mA; I<sub>OUT TERM</sub> = 54mA




图 15. Typical Application Circuit: bq24040 and bq24045

#### 9.2.1.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current: I<sub>OUT-FC</sub> = 540 mA; ISET-terminal 2
- Termination Current Threshold: %<sub>IOUT-FC</sub> = 10% of Fast Charge or ~54mA
- Pre-Charge Current by default is twice the termination Current or ~108mA
- TS Battery Temperature Sense = 10k NTC (103AT)



### Typical Applications (接下页)

#### 9.2.1.2 Detailed Design Procedures

#### 9.2.1.2.1 Calculations

#### 9.2.1.2.1.1 Program the Fast Charge Current, ISET:

$$R_{ISET} = [K_{(ISET)} / I_{(OUT)}]$$
(3)

From the *Electrical Characteristics* table:

- K<sub>(SET)</sub> = 540AΩ
- $R_{ISET} = [540A\Omega/0.54A] = 1.0 k\Omega$

Selecting the closest standard value, use a 1.0 k $\Omega$  resistor between ISET (terminal 16) and Vss.

#### 9.2.1.2.1.2 Program the Termination Current Threshold, ITERM:

$$R_{PRE-TERM} = K_{(TERM)} \times \%_{IOUT-FC}$$
(4)

$$R_{PRE-TERM} = 200\Omega/\% \times 10\% = 2k\Omega \tag{5}$$

Selecting the closest standard value, use a 2 k $\Omega$  resistor between ITERM (terminal 15) and Vss.

One can arrive at the same value by using 20% for a pre-charge value (factor of 2 difference).

$$R_{PRE-TERM} = K_{(PRE-CHG)} \times \%_{IOUT-FC}$$
(6)

$$R_{PRE-TERM} = 100\Omega/\% \times 20\% = 2k\Omega \tag{7}$$

#### 9.2.1.2.1.3 TS Function (bq24040)

Use a 10k NTC thermistor in the battery pack (103AT).

To Disable the temp sense function, use a fixed 10k resistor between the TS (terminal 1) and Vss.

#### 9.2.1.2.1.4 CHG and PG

**LED Status:** connect a 1.5k resistor in series with a LED between the OUT terminal and the CHG terminal. Connect a 1.5k resistor in series with a LED between the OUT terminal and the and PG terminal.

**Processor Monitoring:** Connect a pull-up resistor between the processor's power rail and the  $\overline{CHG}$  terminal. Connect a pull-up resistor between the processor's power rail and the PG terminal.

### 9.2.1.2.2 Selecting In and Out Terminal Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power terminal, input and output terminals. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16V capacitor may be adequate for a 30V transient (verify tested rating with capacitor manufacturer).

### 9.2.1.2.3 Thermal Package

The bq2404x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS terminal. Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note (SLUA271). The most common measure of package thermal performance is thermal impedance ( $\theta_{JA}$ ) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for  $\theta_{JA}$  is:

$$\theta_{JA} = (T_J - T) / P \tag{8}$$

Where:

- T<sub>J</sub> = chip junction temperature
- T = ambient temperature
- P = device power dissipation



### Typical Applications (接下页)

Factors that can influence the measurement and calculation of  $\theta_{JA}$  include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to \$3.4V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

$$P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(BAT)}] \times I_{(BAT)}$$
(9)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

#### 9.2.1.2.3.1 Leakage Current Effects on Battery Capacity


To determine how fast a leakage current on the battery will discharge the battery is an easy calculation. The time from full to discharge can be calculated by dividing the Amp-Hour Capacity of the battery by the leakage current. For a 0.75AHr battery and a  $10\mu A$  leakage current (750mAHr/0.010mA = 75000 Hours), it would take 75k hours or 8.8 years to discharge. In reality the self discharge of the cell would be much faster so the  $10\mu A$  leakage would be considered negliable.

# TEXAS INSTRUMENTS

### Typical Applications (接下页)


### 9.2.1.3 Application Performance Curves

SETUP: bq24040 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)






### Typical Applications (接下页)



## TEXAS INSTRUMENTS

### Typical Applications (接下页)





### Typical Applications (接下页)

### 9.2.2 Typical Application Circuit: bq24041, with ASI and ASO

 $I_{OUT\_FAST\_CHG} = 540$ mA;  $I_{OUT\_PRE\_CHG} = 108$ mA




图 34. Typical Application Circuit: bq24041, with ASI and ASO

### 9.2.2.1 Design Requirements

See Typical Application: bq24040 and bq24045 for design requirements.

### 9.2.2.2 Detailed Design Procedures


See Typical Application: bq24040 and bq24045 for detailed design procedures.



### Typical Applications (接下页)

### 9.2.2.3 Application Performance Curves

SETUP: bq24041 typical applications schematic;  $V_{IN} = 5V$ ,  $V_{BAT} = 3.6V$  (unless otherwise indicated)





### 10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5 V and 28 V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the bq24040x IN and GND terminals, a larger capacitor is recommended.

### 11 Layout

### 11.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq2405x, with short trace runs to both IN, OUT and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths
  from the battery. Use a single-point ground technique incorporating both the small signal ground path and the
  power ground path.
- The high current charge paths into IN terminal and from the OUT terminal must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The bq2404x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiple 10mil vias in the power pad of the IC and close enough to conduct the heat to the bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8mil thick) copper on top and bottom, and is a good example of optimal thermal performance.

### 11.2 Layout Example




图 39. Layout



### 12 器件和文档支持

### 12.1 文档支持

《QFN/SON PCB 连接应用报告》, SLUA271

### 12.2 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表 1. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
bq24040	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
bq24041	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
bq24045	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

### 12.3 商标

All trademarks are the property of their respective owners.

### 12.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 12.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

### 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

www.ti.com 16-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ24040DSQR	ACTIVE	WSON	DSQ	10	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	NXE	Samples
BQ24040DSQT	ACTIVE	WSON	DSQ	10	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	NXE	Samples
BQ24041DSQR	ACTIVE	WSON	DSQ	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	NXF	Samples
BQ24041DSQT	ACTIVE	WSON	DSQ	10	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	NXF	Samples
BQ24045DSQR	ACTIVE	WSON	DSQ	10	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	SII	Samples
BQ24045DSQT	ACTIVE	WSON	DSQ	10	250	RoHS & Green	NIPDAU   NIPDAUAG	Level-2-260C-1 YEAR	0 to 125	SII	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



### PACKAGE OPTION ADDENDUM

www.ti.com 16-Jul-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24040DSQR	WSON	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ24040DSQT	WSON	DSQ	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ24041DSQR	WSON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24041DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24045DSQR	WSON	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ24045DSQT	WSON	DSQ	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 5-Jan-2021




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24040DSQR	WSON	DSQ	10	3000	210.0	185.0	35.0
BQ24040DSQT	WSON	DSQ	10	250	210.0	185.0	35.0
BQ24041DSQR	WSON	DSQ	10	3000	213.0	191.0	35.0
BQ24041DSQT	WSON	DSQ	10	250	213.0	191.0	35.0
BQ24045DSQR	WSON	DSQ	10	3000	210.0	185.0	35.0
BQ24045DSQT	WSON	DSQ	10	250	210.0	185.0	35.0



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司