



Reference

OPA1622

ZHCSEE5B-NOVEMBER 2015-REVISED MAY 2016 OPA1622 SoundPlus™ 高保真、双极输入音频运算放大器

Tools &

Software

特性 1

- 高保真音质
- 超低噪声: 1kHz 时为 2.8nV/√Hz
- 超低总谐波失真+噪声(THD+N): -119dB(142mW/通道至 32Ω/通道)
- 宽增益带宽产品: 32MHz (G = +1000)
- 高转换率: 10V/µs •
- 高容性负载驱动能力: > 600pF
- 高开环增益: 136dB(600Ω负载)
- 低静态电流:每通道 2.6mA
- 可降低喀哒和噼啪噪声的低功耗关断模式:每通道 5µA


🕳 Sample &

🖥 Buy

- 短路保护
- 宽电源电压范围: ±2V 至 ±18V
- 采用小型超薄小外形尺寸无引线 (VSON)-10 封装 •

2 应用

- 高保真 (HiFi) 耳机驱动器
- 专业音频设备
- 模数混合控制台
- 音频测试和测量
- 高端 蓝光碟™播放器
- 高端影音 (A/V) 接收器



OPA1622 应用于高保真耳机驱动器

3 说明

Technical

Documents

OPA1622 是一款双通道、双极输入、 SoundPlus™音 频运算放大器。该器件在 1kHz 频率下拥有 2.8nV/√Hz 的超低噪声密度和 –119.2dB 的超低 THD+N,同时还能够以 100mW 的输出功率驱动一个 32Ω负载。OPA1622 具有极高的交流电源抑制比 (PSRR) 和共模抑制比 (CMRR) 技术规格,可消除来 自电源的噪声,因此非常适合便携音频应用。此外, 该器件还具有 +145mA/-130mA 的高输出驱动能力。

Support &

Community

2.2


OPA1622 支持 ±2V 到 ±18V 的宽电源电压范围,每通 道电源电流仅为 2.6mA。OPA1622 运算放大器的单位 增益稳定,在宽范围负载条件下可保持出色的动态性 能。OPA1622 具有关断模式,允许放大器从正常运行 状态切换至一个待机电流典型值低于 5µA 的状态。此 关断特性专门用于消除进入或退出关断模式时的喀哒和 噼啪噪声。

OPA1622 内部 采用 独特布局,即使在过驱或过载条 件下也可在通道间实现最低串扰和零交互。此器件的额 定温度介于 -40℃ 至 +125℃ 之间。

器件型号	封装	封装尺寸(标称值)			
OPA1622	VSON (10)	3.00mm × 3.00mm			

(1) 要了解所有可用封装,请参见数据表末尾的封装选项附录。

快速傅立叶变换 (FFT): 1kHz、32Ω 负载、50mW





Copyright © 2015–2016, Texas Instruments Incorporated

目录

1	特性	
2	应用	1
3	说明	l1
4	修订	历史记录 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics: 5
	6.6	Typical Characteristics 7
7	Deta	ailed Description 14
	7.1	Overview 14
	7.2	Functional Block Diagram 14
	7.3	Feature Description 14

4 修订历史记录

Changes from Revision A (November 2015) to Revision B	Page
• 增加了 TI 参考设计	1
Changed pin number of V+ pin in <i>Pin Functions</i> table	3
Changed format of Supply voltage parameter in Recommended Operating Conditions table	4
Changes from Original (November 2015) to Revision A	Page

• 己从"产品预览"更改为"量产数据"	1
---------------------	---

1	特性	
2	应用	1
3	说明	1
4	修订	历史记录
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	-	Thermal Information 4
	6.5	Electrical Characteristics: 5
	6.6	Typical Characteristics 7
7	Deta	ailed Description 14
	7.1	Overview 14
	7.2	Functional Block Diagram 14
	70	Facture Description 14


	7.4 I	Device Functional Modes	17
8	Appli	cation and Implementation	19
	8.1	Application Information	19
	8.2	Typical Application	22
9	Powe	er Supply Recommendations	26
10	Layo	ut	26
	10.1	Layout Guidelines	26
		Layout Example	
11	器件利	和文档支持	27
	11.1	器件支持	27
	11.2	文档支持	27
	11.3	社区资源	27
	11.4	商标	27
	11.5	静电放电警告	28
	11.6	Glossary	<mark>28</mark>
12	机械、	、封装和可订购信息	28



www.ti.com.cn



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
GND	3	—	Connect to ground	
EN	8	I	Shutdown (logic low), enable (logic high)	
+IN A	1	I	Noninverting input, channel A	
–IN A	10	I	Inverting input, channel A	
+IN B	5	I	Noninverting input, channel B	
–IN B	6	I	nverting input, channel B	
OUT A	9	0	Output, channel A	
OUT B	7	0	Output, channel B	
V+	2	—	Positive (highest) power supply	
V–	4	—	Negative (lowest) power supply	
Thermal pad			Exposed thermal die pad on underside; connect thermal die pad to V–. Soldering the thermal pad improves heat dissipation and provides specified performance.	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	Supply voltage, $V_S = (V+) - (V-)$		40	
Voltage	Input voltage (signal inputs, enable, ground)	(V–) – 0.5	(V+) + 0.5	V
	Input differential voltage		±0.5	
Current	Input current (all pins except power-supply pins)		±10	mA
Current	Output short-circuit ⁽²⁾	Continuous		
	Operating, T _A	-55	125	
Temperature	Junction, T _J		200	°C
	Storage, T _{stg}	-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to V_S / 2 (ground in symmetrical dual supply setups), one amplifier per package.

6.2 ESD Ratings

				VALUE	UNIT
		Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	v
V (I	V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Supply voltage, (V+) – (V–)	Single-supply	4	36	N/
	Dual-supply	<u>+2</u>	±18	V
Specified temperature		-40	125	°C

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DRC (SON)	UNIT
		10 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	47.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	58.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.0	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	22.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	4.1	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics:

at $T_A = +25^{\circ}C$, $V_S = \pm 2$ V to ± 18 V, $V_{CM} = V_{OUT} =$ midsupply, and $R_L = 1$ k Ω (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
AUDIO P	ERFORMANCE					
		G = 1, f = 1 kHz, V _{OUT} = 3.5 V _{RMS} , R _L = 2 kΩ,	0.000024%			
		80-kHz measurement bandwidth	-132		dB	
		G = 1, f = 1 kHz, V _{OUT} = 3.5 V _{RMS} , R _L = 600 Ω,	0.000025%			
		80-kHz measurement bandwidth	-132		dB	
	Total harmonic distortion +	$G = 1, f = 1 \text{ kHz}, P_{OUT} = 10 \text{ mW}, R_L = 128 \Omega,$	0.000071%			
THD+N	noise	80-kHz measurement bandwidth	-123		dB	
		G = 1, f = 1 kHz, P_{OUT} = 10 mW, R_L = 32 Ω,	0.000149%			
		80-kHz measurement bandwidth	-116		dB	
		$G = 1, f = 1 \text{ kHz}, P_{OUT} = 10 \text{ mW}, R_1 = 16 \Omega,$	0.000214%			
		80-kHz measurement bandwidth	-113		dB	
		SMPTE/DIN two-tone, 4:1 (60 Hz and 7 kHz),	0.000018%			
		G = 1, V _O = 3 V _{RMS} , R _L = 2 k Ω , 90-kHz measurement bandwidth	-135		dB	
IMD	Intermodulation distortion		0.00005%			
		CCIF twin-tone (19 kHz and 20 kHz), G = 1, V _O = 3 V _{RMS} , R _L = 2 k Ω , 90-kHz measurement bandwidth	-126		dB	
FREQUE	NCY RESPONSE		120		чъ	
INLOC		G = 1000	32			
GBW	Gain-bandwidth product				MHz	
SR	Slew rate	G = -1	8		V/µs	
OIX	Full-power bandwidth ⁽¹⁾	$V_0 = 1 V_P$	1.6		MHz	
	Overload recovery time	G = -10	300		ns	
	Channel separation (dual)	f = 1 kHz	140		dB	
NOISE	onamor opparation (addi)		110		uD	
NOIGE	Input voltage noise	f = 20 Hz to 20 kHz	2.1		μV _{PP}	
	input voltago holoo	f = 10 Hz	10		P * PP	
e _n	Input voltage noise density ⁽²⁾	f = 100 Hz	-	4		
Cn	input voltage holde density	f = 1 kHz	2.8	nV/√Hz		
		f = 10 Hz	2.5			
I _n	Input current noise density	f = 1 kHz	0.8		pA/√Hz	
OFESET	VOLTAGE		0.0			
OTTOET	TOLIAOL		±100	±500		
Vos	Input offset voltage	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	100	±600	μV	
dV _{OS} /dT	Input offset voltage drift ⁽²⁾	$T_{A} = -40^{\circ}$ C to +125 °C	0.5		µV/°C	
PSRR	Power-supply rejection ratio		0.1	3	μν/ν	
	IAS CURRENT		0.1	0	μν/ν	
			1.2	2.0		
I _B	Input bias current	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C^{(2)}$	1.2	2.0	μA	
			±10			
I _{OS}	Input offset current	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C^{(2)}$	£10	nA		
	OLTAGE RANGE			±80		
	Common-mode voltage range		()/) + 1.5	(V+) − 1	V	
V _{CM} CMRR	Common-mode rejection ratio	$(V_{-}) \pm 15 V_{-} \le (V_{+}) = 1 V_{-} = 40^{\circ} C_{+} \pm 125^{\circ} C_{-}$	(V–) + 1.5 110 127		dB	
	Common-mode rejection ratio	(V−) + 1.5 V ≤ V _{CM} ≤ (V+) − 1 V, $T_A = -40^{\circ}C$ to +125°C	110 127		uБ	

(1) Full-power bandwidth = SR / $(2\pi \times V_P)$, where SR = slew rate. (2) Specified by design and characterization.



Electrical Characteristics: (continued)

at $T_A = +25^{\circ}C$, $V_S = \pm 2$ V to ± 18 V, $V_{CM} = V_{OUT} =$ midsupply, and $R_L = 1$ k Ω (unless otherwise noted)


	PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT	
INPUT I	MPEDANCE							
	Differential				60k 0.8		Ω∥pF	
	Common-mode			50	00M 0.9		Ω pF	
OPEN-L	OOP GAIN	-				1		
		$(V-) + 2 V \le V_0 \le (V+) - 2$	V, $R_L = 32 $ Ω, $V_S = \pm 5 $ V	114	120			
A _{OL}	Open-loop voltage gain	$(V-) + 1.5 V \le V_0 \le (V+) -$	1.5 V, $R_L = 600 \Omega$, $V_S = \pm 18 V$	120	136		dB	
OUTPU	т	+						
		Desitive sell	No load		800			
.,	Voltage output swing from rail	Positive rail	R _L = 600 Ω		900			
Vo		Newstern and	No load		800		mV	
		Negative rail	$R_L = 600 \Omega$		900			
I _{OUT}	Output current			See 😤	38 and 39		mA	
Zo	Open-loop output impedance			S	ee 图 40		Ω	
I _{SC}	Short-circuit current	V _S = ±18 V		+1	45 / –130		mA	
CLOAD	Capacitive load drive			S	ee 24		pF	
ENABL	E PIN							
V	Logic high throohold				0.82		V	
VIH	Logic high threshold	$T_A = -40^{\circ}C$ to $+125^{\circ}C$			v			
V	Logic low threshold			0.78			V	
V _{IL}	Logic low threshold	$T_A = -40^{\circ}C$ to $+125^{\circ}C$		0.65				
I _{IH}	Input current	V _{EN} = 1.8 V			1.5		μA	
POWEF	R SUPPLY							
		V _{EN} = 2.0 V, I _{OUT} = 0 A			2.6	3.3	mA	
l _Q	Quiescent current (per channel)	v _{EN} = 2.0 v, i _{OUT} = 0 A	$T_A = -40^{\circ}C$ to $+125^{\circ}C^{(2)}$	4.:			III/N	
		$V_{EN} = 0 V, I_{OUT} = 0 A$			5	10	μA	



OPA1622 ZHCSEE5B - NOVEMBER 2015 - REVISED MAY 2016


6.6 Typical Characteristics

at T_{A} = 25°C, V_{S} = ±18 V, and R_{L} = 2 k Ω (unless otherwise noted)






Typical Characteristics (接下页)






Typical Characteristics (接下页)






Typical Characteristics (接下页)






Typical Characteristics (接下页)







Typical Characteristics (接下页)





Typical Characteristics (接下页)





TEXAS INSTRUMENTS

www.ti.com.cn

7 Detailed Description


7.1 Overview

The OPA1622, dual, bipolar-input, audio operational amplifier uses a unique internal topology to deliver high output current with extremely low distortion while consuming minimal supply current. A single gain stage architecture, combining a high-gain transconductance input stage and a unity gain output stage, allows the OPA1622 to achieve an open-loop gain of 136 dB, even with $600-\Omega$ loads.

The output stage of the OPA1622 is designed specifically to source and sink large amounts of current without degrading amplifier linearity. High-order distortion harmonics, produced by output stage crossover distortion, are greatly reduced with this design. The OPA1622 output stage also provides exceptionally low open-loop output impedance that improves stability with capacitive loads and is protected against short-circuit events.

A separate enable circuit maintains control of the input and output stage when the amplifier is placed into its shutdown mode and limits transients at the amplifier output when transitioning to and from this state. The enable circuit features logic levels referenced to the amplifier ground pin. This configuration simplifies the interface between the amplifier and the ground-referenced GPIO pins of microcontrollers. The addition of a ground pin to the amplifier provides several additional benefits. For example, the compensation capacitor between the input and output stages of the OPA1622 is referenced to the ground pin, greatly improving PSRR.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

图 41. OPA1622 Simplified Schematic

7.3 Feature Description

7.3.1 Power Dissipation

The OPA1622 is capable of high output current with power-supply voltages up to ±18 V. Internal power dissipation increases when operating at high supply voltages. The power dissipated in the op amp (P_{OPA}) is calculated using $\Delta \pm 1$:

$$P_{OPA} = (V_{+} - V_{OUT}) \times I_{OUT} = (V_{+} - V_{OUT}) \times \frac{V_{OUT}}{R_{L}}$$
(1)



separately.

Feature Description (接下页)

In order to calculate the worst-case power dissipation in the op amp, the ac and dc cases must be considered

In the case of constant output current (dc) to a resistive load, the maximum power dissipation in the op amp occurs when the output voltage is half the positive supply voltage. This calculation assumes that the op amp is sourcing current from the positive supply to a grounded load. If the op amp sinks current from a grounded load, modify $\Delta \pm 2$ to include the negative supply voltage instead of the positive.

$$\mathsf{P}_{\mathsf{OPA}(\mathsf{MAX}_{\mathsf{DC}})} = \mathsf{P}_{\mathsf{OPA}}\left(\frac{\mathsf{V}_{+}}{2}\right) = \frac{\mathsf{V}_{+}^{2}}{4\mathsf{R}_{\mathsf{L}}} \tag{2}$$

The maximum power dissipation in the op amp for a sinusoidal output current (ac) to a resistive load occurs when the peak output voltage is $2/\pi$ times the supply voltage, given symmetrical supply voltages:

$$\mathsf{P}_{\mathsf{OPA}(\mathsf{MAX}_{\mathsf{AC}})} = \mathsf{P}_{\mathsf{OPA}}\left(\frac{2\mathsf{V}_{+}}{\pi}\right) = \frac{2\cdot\mathsf{V}_{+}^{2}}{\pi^{2}\cdot\mathsf{R}_{\mathsf{L}}}$$
(3)

The dominant pathway for the OPA1622 to dissipate heat is through the package thermal pad and pins to the PCB. Copper leadframe construction used in the OPA1622 improves heat dissipation compared to conventional materials. PCB layout greatly affects thermal performance. Connect the OPA1622 package thermal pad to a copper pour at the most negative supply potential. This copper pour can be connected to a larger copper plane within the PCB using vias to improve power dissipation. A 42 shows an analogous thermal circuit that can be used for approximating the junction temperature of the OPA1622. The power dissipated in the OPA1622 is represented by current source P_D ; the ambient temperature is represented by voltage source 25°C; and the junction-to-board and board-to-ambient thermal resistances are represented by resistors θ_{JB} and θ_{BA} , respectively. The board-to-ambient thermal resistance is unique to every application. The sum of θ_{JB} and θ_{BA} is the junction-to-ambient thermal resistance of the system. The value for junction-to-ambient thermal resistance reported in the *Thermal Information* table is determined using the JEDEC standard test PCB. The voltages in the analogous thermal circuit at the points T_J and T_{PCB} represent the OPA1622 junction and PCB temperatures, respectively.




图 42. Approximate Thermal System Model of the OPA1622 Soldered to a PCB.

7.3.2 Thermal Shutdown

If the junction temperature of the OPA1622 exceeds 175°C, a thermal shutdown circuit disables the amplifier in order to protect the device from damage. The amplifier is automatically re-enabled after the junction temperature falls below approximately 160°C. If the condition that caused excessive power dissipation has not been removed, the amplifier oscillates between a shutdown and enabled state until the output fault is corrected.

OPA1622

ZHCSEE5B-NOVEMBER 2015-REVISED MAY 2016



Feature Description (接下页)

7.3.3 Enable Pin

The enable pin (EN) of the OPA1622 is used to toggle the amplifier enabled and disabled states. The logic levels defining these two states are: $V_{EN} \le 0.78$ V (shutdown mode), and $V_{EN} \ge 0.82$ V (enabled). These threshold levels are referenced to the device ground pin. The enable pin can be driven by a GPIO pin from the system controller, discrete logic gates, or can be connected directly to the V+ supply. Do not leave the enable pin floating because the amplifier is prevented from being enabled. Likewise, do not place GPIO pins used to control the enable pin in a high-impedance state because this placement also prevents the amplifier from being enabled. A small current flows into the enable pin when a voltage is applied. Using the simplified internal schematic shown in \mathbb{R} 43, use 公式 4 to estimate the enable pin current:

$$I_{\rm EN} = \frac{V_{\rm EN} - 0.7 \text{ V}}{700 \text{ k}\Omega}$$

(4)

As illustrated in 43, the enable pin is protected by diodes to the amplifier power supplies. Do not connect the enable pin to voltages outside the limits defined in the *Specifications* section.




图 43. Enable Pin Simplified Internal Schematic

7.3.4 Ground Pin

The inclusion of a ground pin in the OPA1622 architecture allows the internal enable circuitry to be referenced to the system ground, eliminating the need for level shifting circuitry in many applications. The internal amplifier compensation capacitors are also referenced to this pin, greatly increasing the ac PSRR. For highest performance, connect the ground pin to a low-impedance reference point with minimal noise present. As shown in 🕅 43, the ground pin is protected by ESD diodes to the amplifier power supplies. Do not connect the ground pin to voltages outside the limits defined in the *Specifications* section.

7.3.5 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but can involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. 🛛 44 shows the ESD circuits contained in the OPA1622. The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



Feature Description (接下页)




图 44. Equivalent Internal ESD Circuitry

7.3.6 Input Protection




图 45. Pulsed Operation

7.4 Device Functional Modes

The OPA1622 has two operating modes determined by the voltage between the enable and ground pins: a shutdown mode ($V_{EN} \le 0.78V$) and an enabled mode ($V_{EN} \ge 0.82V$). The measured datasheet performance parameters specified in the *Typical Characteristics* and *Specifications* sections are given with the amplifier in the enabled mode, unless otherwise noted.




Device Functional Modes (接下页)

7.4.1 Shutdown Mode


When the enable pin voltage is below the logic low threshold, the OPA1622 enters a shutdown mode with minimal power consumption. In this state the output transistors of the amplifier are not powered on. However, do not consider the amplifier output to be high-impedance. Applying signals to the output of the OPA1622 while the device is in the shutdown mode can parasitically power the output stage, causing the OPA1622 output to draw current.

The OPA1622 enable circuitry limits transients at the output when transitioning into or out of shutdown mode. However, small output transients do still accompany this transition, as illustrated in 246 and 247. Note that in both figures the time scale is 1 µs per division, indicating that the output transients are extremely brief in nature, and therefore not likely to be audible in headphone applications.



7.4.2 Output Transients During Power Up and Power Down

To minimize the possibility of output transients that might produce an audible *click* or *pop*, ramp the supply voltages for the OPA1622 symmetrically to their nominal values. Asymmetrical supply ramping can cause output transients during power up that can be audible in headphone applications. If possible, hold the enable pin low while the power supplies are ramping up or down. If the enable pin is not being independently controlled (for example, by a GPIO pin), use a voltage divider to hold the enable pin voltage below the logic-high threshold until the power supplies reach the specified minimum voltage, as shown in 🕅 48.







8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The low noise and distortion of the OPA1622 make the device well suited for a variety of applications in professional and consumer audio products. However, these same performance metrics also make the OPA1622 useful for industrial, test-and-measurement, and data-acquisition applications. The example shown here is only one possible application where the OPA1622 provides exceptional performance.

8.1.1 Noise Performance

图 49 shows the total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions).

The OPA1622 is shown with total circuit noise calculated. The op amp contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current, and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The low voltage and current noise of the OPA1622 op amp make the device an excellent choice for use in applications where the source impedance is less than 10 k Ω .

8.1.1.1 Noise Calculations

The equations in 图 50 show the calculation of the total circuit noise using these parameters:

- e_n = voltage noise
- I_n = current noise
- R_S = source impedance
- k = Boltzmann's constant = 1.38 × 10⁻²³ J/K
- T = temperature in kelvins (K)

8.1.1.2 Application Curve





图 49. Noise Performance of the OPA1622 in a Unity-Gain Buffer Configuration



Application Information (接下页)

8.1.1.3 Basic Noise Calculations

Designing low-noise op amp circuits requires careful consideration of a variety of possible noise contributors, such as noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root sum squared combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. 49 plots this function. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

The current noise of the op amp reacts with the feedback resistors to create additional noise components. Choose feedback resistor values that make these noise sources negligible. The equations for total noise are shown for both configurations.

Noise in Noninverting Gain Configuration

 R_1 R_1 R_1 R_2 $C = C_0$ $C = C_0$ C = Noise at the output:

$$E_{O}^{2} = \left[1 + \frac{R_{2}}{R_{1}}\right]^{2} e_{n}^{2} + e_{1}^{2} + e_{2}^{2} + (i_{n}R_{2})^{2} + e_{S}^{2} + (i_{n}R_{S})^{2} \left[1 + \frac{R_{2}}{R_{1}}\right]^{2}$$


where

•
$$e_{S} = \sqrt{4kTR_{S}} \times \left[1 + \frac{R_{2}}{R_{1}}\right] = \text{thermal noise of } R_{S}$$

• $e_{1} = \sqrt{4kTR_{1}} \times \left[\frac{R_{2}}{R_{1}}\right] = \text{thermal noise of } R_{1}$

• $e_2 = \sqrt{4kTR_2} = thermal noise of R_2$

Noise in Inverting Gain Configuration



Noise at the output:

$$E_{O}^{2} = \left[1 + \frac{R_{2}}{R_{1} + R_{S}}\right]^{2} e_{n}^{2} + e_{1}^{2} + e_{2}^{2} + (i_{n}R_{2})^{2} + e_{S}^{2}$$

where

•
$$e_{S} = \sqrt{4kTR_{S}} \times \left[\frac{R_{2}}{R_{1} + R_{S}}\right] = \text{thermal noise of } R_{S}$$

• $e_{1} = \sqrt{4kTR_{1}} \times \left[\frac{R_{2}}{R_{1} + R_{S}}\right] = \text{thermal noise of } R_{1}$
• $e_{2} = \sqrt{4kTR_{2}} = \text{thermal noise of } R_{2}$

For the OPA1622 at 1 kHz, $e_n = 2.8 \text{ nV}/\sqrt{\text{Hz}}$ and $i_n = 800 \text{ fA}/\sqrt{\text{Hz}}$.

图 50. Noise Calculation in Gain Configurations



Application Information (接下页)

8.1.2 Total Harmonic Distortion Measurements

The distortion produced by OPA1622 is below the measurement limit of many commercially-available distortion analyzers. However, a special test circuit, as shown in 8 51, can be used to extend the measurement capabilities.




图 51. Distortion Test Circuit

Consider op amp distortion an internal error source that is referred to the input. \mathbb{R} 51 shows a circuit that causes the op amp distortion to be 101 times (approximately 40 dB) greater than that normally produced by the op amp. The addition of R₃ to the otherwise standard noninverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by a factor of 101, thus extending the resolution by 101. Note that the input signal and load applied to the op amp are the same as with conventional feedback without R₃. Keep the value of R₃ small to minimize its effect on the distortion measurements.

Verify the validity of this technique by duplicating measurements at high gain or high frequency where the distortion is within the measurement capability of the test equipment.

OPA1622 ZHCSEE5B – NOVEMBER 2015 – REVISED MAY 2016



8.2 Typical Application

The low distortion and high output-current capabilities of the OPA1622 make this device an excellent choice for headphone-amplifier applications in portable or studio applications. These applications typically employ an audio digital-to-analog converter (DAC) and a separate headphone amplifier circuit connected to the DAC output. High-performance audio DACs can have an output signal that is either a varying current or voltage. Voltage output configurations require less external circuitry, and therefore have advantages in cost, power consumption, and solution size. However, these configurations can offer slightly lower performance than current output signal levels that can be delivered on a single, low-voltage supply, and also allow for even-harmonics common to both outputs to be cancelled by external circuitry. A simplified representation of a voltage-output audio DAC is shown in \mathbb{R} 52. Two ac voltage sources (V_{AC}) deliver the output signal to the complementary outputs through their associated output impedances (R_{OUT}). Both output signals have a dc component as well, represented by dc voltage source V_{DC} . The headphone amplifier circuit connected to the output of an audio DAC must convert the differential output into a single-ended signal and be capable of producing signals of sufficient amplitude at the headphones to achieve reasonable listening levels.




图 52. OPA1622 Used as a Headphone Amplifier for a Voltage-Output Audio DAC

8.2.1 Design Requirements

- ±5-V power supplies
- 150-mW output power (32-Ω load)
- < –115-dB THD+N at maximum output (32-Ω load)
- < 0.01-dB magnitude deviation (20 Hz to 20 kHz)

8.2.2 Detailed Design Procedure

图 52 shows a schematic of a headphone amplifier circuit for voltage output DACs. An op amp is configured as a difference amplifier that converts the differential output voltage to single-ended. The values of the resistors in the difference amplifier circuit are determined by the specifications of the DAC, such as output voltage and output impedance, as well as the maximum output voltage desired at the headphone output. The op amp chosen must be capable of delivering the necessary current to the headphones and remain stable into typical headphone loads that can have capacitances as high as 400 pF. The following design process uses a hypothetical DAC with common values of output voltage and impedance for the design process. The specifications of the DAC are shown in \overline{x} 1:

PARAMETER	VALUE
Maximum differential output voltage	2 V _{RMS}
Output impedance (R _{OUT})	200 Ω
Output dc offset	1.65 V

表 1. Audio DAC Specifications Used for the Design Process



The gain of the difference amplifier in \mathbb{E} 52 is determined by the resistor values, and includes the output impedance of the DAC. For $R_2 = R_4$ and $R_1 = R_3$, the output voltage of the headphone amplifier circuit is shown in $\Delta \pm 5$:

$$V_{OUT} = V_{DAC} \frac{R_2}{R_1 + R_{OUT}}$$
(5)

The output voltage required for headphones depends on the headphone impedance, as well as the headphone efficiency (η), a measure of the sound pressure level (SPL, measured in dB) for a certain input power level (typically given at 1 mW). The headphone SPL at other power levels is calculated using $\Delta \pm 6$:

$$SPL(dB) = \eta + 10 \log \left(\frac{P_{IN}}{1 \text{ mW}}\right)$$

where

- η = efficiency
- P_{IN} = input power to the headphones

(6)

S3 shows the input power required to produce certain SPLs for different headphone efficiencies. Typically, over-the-ear style headphones have lower efficiencies than in-ear types with 95 dB/mW being a common value.




图 53. Sound Pressure Level vs Input Power for Headphones of Various Efficiencies

In-ear headphones can have efficiencies of 115 dB/mW or greater, and therefore have much lower power requirements. The output power goal for this design is 150 mW; sufficient power to produce extremely loud sound pressure levels in a wide range of headphones. A 32-Ω headphone impedance is used for this requirement because 32 Ω is a very common value in headphones for portable applications. 公式 7 shows the voltage required for 32-Ω headphones:

$$V_{O} = \sqrt{P \times R} = \sqrt{150 \text{ mW} \times 32 \Omega} = 2.191 \text{ V}_{RMS}$$
⁽⁷⁾

A tradeoff exists when selecting resistor values for this design. First, high resistor values contribute additional noise to the circuit, degrading the audio performance. However, extremely low resistor values draw excessive current from the DAC, increasing distortion. A value of 499 Ω is used for resistors R₁ and R₃ as a reasonable compromise between these two considerations. Resistor R₂ and R₄ can then be calculated as shown in $\Delta \vec{x}$ 8:

$$V_{OUT} = V_{DAC} \frac{R_2}{R_1 + R_{OUT}} \rightarrow 1.095 = \frac{R_2}{499 \ \Omega + 200 \ \Omega} \rightarrow R_2 = 765.4 \ \Omega \rightarrow 768 \ \Omega$$
(8)

OPA1622 ZHCSEE5B – NOVEMBER 2015 – REVISED MAY 2016

www.ti.com.cn

(9)

(10)

STRUMENTS

In order to accommodate higher impedance headphones, increase the gain of the circuit to produce greater output voltages. However, increasing the gain also increases the noise of the circuit and limits the dynamic range of the circuit into lower impedance headphones. For this reason, some designers choose to select the headphone amplifier gain by using a switch.

Capacitors C_1 and C_2 limit the bandwidth of the circuit to prevent the unnecessary amplification of interfering signals. The maximum value of these capacitors is determined by the limitations on frequency response magnitude deviation detailed in the *Design Requirements* section. C_1 and C_2 combine with resistors R_2 and R_4 to form a pole, as shown in $\Delta \vec{x}$ 9:

$$f_{P} = \frac{1}{2\pi(R_{2},R_{4})(C_{1},C_{2})}$$

Calculate the minimum pole frequency allowable to meet the magnitude deviation requirements using 公式 10:

$$f_{P} \ge \frac{f}{\sqrt{\left(\frac{1}{G}\right)^{2} - 1}} \ge \frac{20 \text{ kHz}}{\sqrt{\left(\frac{1}{0.999}\right)^{2} - 1}} \ge 416.6 \text{ kHz}$$

where

• G represents the gain in decimal for a –0.01-dB deviation at 20 kHz.

Use $\Delta \pm 11$ to calculate the upper limit for the value of C₁ and C₂ in order to meet the goal for minimal magnitude deviation at 20 kHz.

$$C_{1}, C_{2} \leq \frac{1}{2\pi(R_{2}, R_{4})F_{P}} \leq \frac{1}{2\pi(768 \ \Omega)(416.6 \ \text{kHz})} \leq 497 \ \text{pF} \rightarrow 470 \ \text{pF}$$
(11)

8.2.3 Application Curves

The circuit described in 图 52 is constructed using 0.1% tolerance thin-film resistors (0603 package) and surfacemount film capacitors. The performance of the circuit is measured using a high-performance audio analyzer and is displayed in 图 54 through 图 59. The maximum output power for three common headphone impedances is shown in 表 2

LOAD IMPEDANCE (Ω)	MAXIMUM OUTPUT POWER BEFORE CLIPPING (mW)	THD+N AT MAXIMUM OUTPUT POWER (dB)
16	95	-114.2
32	150	-118.7
600	11.3	-119.4

表 2. Maximum Output Power and THD+N Before Clipping for Common Headphone Impedances


The maximum output power delivered to low impedance headphone loads (16 Ω and 32 Ω) is limited by the output current capabilities of the amplifier. For the 600- Ω case, the maximum power delivered is limited by the output voltage capability of the amplifier and depends greatly on the power-supply voltages used. \mathbb{S} 55 shows the maximum output voltage achievable for each load before the onset of clipping (±5-V supplies), indicated by a sharp increase in distortion.

As more current is delivered by the output transistors of an amplifier, additional distortion is produced. At low frequencies, this distortion is corrected by the feedback loop of the amplifier. However, as the loop gain of the amplifier begins to decline at high frequencies, the overall distortion begins to climb. The unique output stage design of the OPA1622 greatly reduces the additional distortion at high frequency when delivering large currents, as shown in $\[B]$ 56. High-ordered harmonics (above the 2nd and 3rd) are also kept to a minimal level at high output powers, as shown in $\[B]$ 57 through $\[B]$ 59.



OPA1622

ZHCSEE5B-NOVEMBER 2015-REVISED MAY 2016





9 Power Supply Recommendations

The OPA1622 op amp operates from ± 2 -V to ± 18 -V supplies, while maintaining excellent performance. However, some applications do not require equal positive and negative output voltage swing. With the OPA1622, power-supply voltages do not need to be equal. For example, the positive supply could be set to ± 25 V with the negative supply at ± 5 V.


In all cases, the common-mode voltage must be maintained within the specified range. Key parameters are specified over the temperature range of $T_A = -40^{\circ}$ C to +125°C. Parameters that vary with operating voltage or temperature are shown in the *Typical Characteristics* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications. The bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry, because noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp specifically.
- Connect the IC ground pin to a low-impedance, low-noise, system reference point, such as an analog ground.
- Place the external components as close to the device as possible. As shown in 🛽 60, keep feedback resistors close to the inverting input to minimize parasitic capacitance and the feedback loop area.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- For proper amplifier function, connect the package thermal pad to the most negative supply voltage (VEE).



10.2 Layout Example

图 60. Operational Amplifier Board Layout for a Difference Amplifier Configuration



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 TINA-TI™ (免费软件下载)

TINA™是一款简单、功能强大且易于使用的电路仿真程序,此程序基于 SPICE 引擎。TINA-TI 是 TINA 软件的一款免费全功能版本,除了一系列无源和有源模型外,此版本软件还预先载入了一个宏模型库。TINA-TI 提供所有传统的 SPICE 直流、瞬态和频域分析,以及其他设计功能。

TINA-TI 可从 Analog eLab Design Center (模拟电子实验室设计中心)免费下载,它提供全面的后续处理能力, 使得用户能够以多种方式形成结果。虚拟仪器提供选择输入波形和探测电路节点、电压和波形的功能,从而创建一 个动态的快速入门工具。

> 注 这些文件需要安装 TINA 软件(由 DesignSoft™提供)或者 TINA-TI 软件。请从 TINA-TI 文 件夹 中下载免费的 TINA-TI 软件。

11.1.1.2 TI 高精度设计

欲获取 TI 高精度设计,请访问 http://www.ti.com.cn/ww/analog/precision-designs/。TI 高精度设计是由 TI 公司高 精度模拟 应用 专家创建的模拟解决方案,提供了许多实用电路的工作原理、组件选择、仿真、完整印刷电路板 (PCB) 电路原理图和布局布线、物料清单以及性能测量结果。

11.2 文档支持

11.2.1 相关文档

相关文档如下:

- 《反馈曲线图定义运算放大器交流性能》, SBOA015
- 《电路板布局布线技巧》, SLOA089
- 《用于电压输出音频 DAC 的耳机放大器参考设计》,TIDUAW1
- 《面向耳机应用的差分放大器稳定化处理》,SLYT630
- 《降低 CMOS 模拟开关的失真度》, SLYT612

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

SoundPlus, E2E are trademarks of Texas Instruments. TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc. 蓝光碟 is a trademark of Blu-ray Disc Association. TINA, DesignSoft are trademarks of DesignSoft, Inc. All other trademarks are the property of their respective owners.

11.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA1622IDRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O1622	Samples
OPA1622IDRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	O1622	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

11-Aug-2022



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1622IDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1622IDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

16-Feb-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1622IDRCR	VSON	DRC	10	3000	335.0	335.0	25.0
OPA1622IDRCT	VSON	DRC	10	250	182.0	182.0	20.0

DRC 10

3 x 3, 0.5 mm pitch

GENERIC PACKAGE VIEW

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





DRC0010J



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



DRC0010J

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DRC0010J

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司