www.ti.com

SLES081F-JUNE 2003-REVISED JANUARY 2009

# STEREO AUDIO DAC WITH USB INTERFACE. SINGLE-ENDED HEADPHONE OUTPUT AND S/PDIF OUTPUT

#### **FEATURES**

- On-Chip USB Interface:
  - No Need of Dedicated Device Driver
  - With Full-Speed Transceivers
  - Fully Compliant With USB 1.1 Specification
  - Certified by USB-IF
  - Partially Programmable Descriptors
  - Adaptive Isochronous Transfer for **Playback**
  - Bus-Powered or Self-Powered Operation
- Sampling Rate: 32, 44.1, 48 kHz
- **On-Chip Clock Generator With Single 12-MHz Clock Source**
- **Single Power Supply:** 
  - Bus-Powered: 5 V, Typical (V<sub>BUS</sub>)
  - Self-Powered: 3.3 V, Typical
- 16-Bit Delta-Sigma Stereo DAC
  - Analog Performance at 5 V (Bus-Powered), 3.3 V (Self-Powered):
    - THD+N: 0.006%  $R_1 > 10 k\Omega$ , Self-Powered
    - THD+N: 0.025%  $R_L$  = 32 Ω
    - SNR = 98 dB
    - Dynamic Range: 98 dB
    - P<sub>O</sub> = 12 mW, R<sub>L</sub> = 32 Ω
  - Oversampling Digital Filter
    - Pass-Band Ripple = ±0.04 dB
    - Stop-Band Attenuation = -50 dB
  - Single-Ended Voltage Output
  - Analog LPF Included
- **Multiple Functions:** 
  - Up to Eight Human Interface Device (HID) Interfaces (Depending on Model and Settings)
  - Suspend Flag
  - S/PDIF Out With SCMS

- External ROM Interface (PCM2704/6)
- Serial Programming Interface (PCM2705/7)
- I<sup>2</sup>S Interface (Selectable on PCM2706/7)
- Package:
  - 28-Pin SSOP (PCM2704/5)
  - 32-Pin TQFP (PCM2706/7)

## **APPLICATIONS**

- USB Headphones
- USB Audio Speaker
- USB CRT/LCD Monitor
- **USB Audio Interface Box**
- **USB-Featured Consumer Audio Product**

#### DESCRIPTION

The PCM2704/5/6/7 is TI's single-chip USB stereo audio DAC with USB-compliant full-speed protocol controller and S/PDIF. The USB-protocol controller works with no software code, but USB descriptors can be modified in some parts (for example, vendor ID/product ID) through the use of an external ROM (PCM2704/6), SPI (PCM2705/7), or on request. (1) The PCM2704/5/6/7 employs SpAct™ architecture, TI's unique system that recovers the audio clock from USB packet data. On-chip analog PLLs with SpAct enable playback with low clock jitter.

(1) The modification of the USB descriptor through external ROM or SPI must comply with USB-IF guidelines, and the vendor ID must be your own ID as assigned by the USB-IF. The descriptor also can be modified by changing a mask; contact your representative for details.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SpAct is a trademark of Texas Instruments.

System Two, Audio Precision are trademarks of Audio Precision, Inc.

All other trademarks are the property of their respective owners.

I2S is a trademark of NXP Semiconductors.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range unless otherwise noted (1)

Cupply voltage	V <sub>BUS</sub>	-0.3 V to 6.5 V
Supply voltage	V <sub>CCP</sub> , V <sub>CCL</sub> , V <sub>CCR</sub> , V <sub>DD</sub>	-0.3 V to 4 V
Supply voltage differences	V <sub>CCP</sub> , V <sub>CCL</sub> , V <sub>CCR</sub> , V <sub>DD</sub>	±0.1 V
Ground voltage differences	PGND, AGNDL, AGNDR, DGND, ZGND	±0.1 V
	HOST	–0.3 V to 6.5 V
Digital input voltage	D+, D-, HID0/MS, HID1/MC, HID2/MD, XTI, XTO, DOUT, SSPND, CK, DT, PSEL, FSEL, TEST, TEST0, TEST1, FUNC0, FUNC1, FUNC2, FUNC3	±0.1 V  ±0.1 V  -0.3 V to 6.5 V  OUT, SSPND, CK, DT, 21, FUNC2, FUNC3  -0.3 V to (V <sub>DD</sub> + 0.3) V < 4 V  -0.3 V to (V <sub>CCP</sub> + 0.3) V < 4 V  -0.3 V to (V <sub>CCR</sub> + 0.3) V < 4 V  -0.3 V to (V <sub>CCL</sub> + 0.3) V < 4 V  ±10 mA  -40°C to 125°C  -55°C to 150°C  150°C  260°C, 5 s
	V <sub>COM</sub>	$-0.3 \text{ V to } (V_{CCP} + 0.3) \text{ V} < 4 \text{ V}$
Analog input voltage	V <sub>OUT</sub> R	$-0.3 \text{ V to } (V_{CCR} + 0.3) \text{ V} < 4 \text{ V}$
	V <sub>OUT</sub> L	$-0.3 \text{ V to } (V_{CCL} + 0.3) \text{ V} < 4 \text{ V}$
Input current (any pins except	ot supplies)	±10 mA
Ambient temperature under I	bias	-40°C to 125°C
Storage temperature		−55°C to 150°C
Junction temperature	Junction temperature	
Lead temperature (soldering)		260°C, 5 s
Package temperature (IR ref	low, peak)	260°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range

		MIN	NOM	MAX	UNIT
Supply voltage	V <sub>BUS</sub>	4.35	5	5.25	V
Supply voltage	$V_{CCP},V_{CCL},V_{CCR},V_{DD}$	3	3.3	3.6	V
Digital input logic level		TTL	compatible		
Digital input clock frequency		11.994	12	12.006	MHz
Analog output load resistance		16	32		Ω
Analog output load capacitance				100	pF
Digital output load capacitance				20	pF
Operating free-air temperature, T	4	-25		85	С

SLES081F-JUNE 2003-REVISED JANUARY 2009

## **ELECTRICAL CHARACTERISTICS**

**INSTRUMENTS** 

all specifications at  $T_A = 25$ °C,  $V_{BUS} = 5$  V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz,16-bit data (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	PCM2704D PCM2706P	)B, PCM270 JT, PCM270		UNIT
				MIN	TYP	MAX	
DIGITAI	L INPUT/OUTPUT						
	Host interface			Apply USB rev	vision 1.1, fu	ıll-speed	
	Audio data format			USB isochro	onous data	format	
INPUT L	OGIC		·				
$V_{IH}$				2		3.3	
$V_{IL}$	Input logic lovel			-0.3		0.8	Vdc
V <sub>IH</sub> <sup>(1)</sup>	Input logic level			2		5.5	vuc
V <sub>IL</sub> (1)				-0.3		0.8	
I <sub>IH</sub> (2)			$V_{IN} = 3.3 \ V$			±10	
I <sub>IL</sub> (2)	Input logic ourrent		$V_{IN} = 0 V$			±10	^
I <sub>IH</sub>	Input logic current		$V_{IN} = 3.3 \ V$		65	100	μΑ
I <sub>IL</sub>			V <sub>IN</sub> = 0 V			±10	
OUTPU	T LOGIC						
V <sub>OH</sub> <sup>(3)</sup>			$I_{OH} = -2 \text{ mA}$	2.8			
V <sub>OL</sub> (3)	Output logic lovel		$I_{OL} = 2 \text{ mA}$			0.3	Vdc
V <sub>OH</sub>	Output logic level		$I_{OH} = -2 \text{ mA}$	2.4			vuc
V <sub>OL</sub>			$I_{OL} = 2 \text{ mA}$			0.4	
CLOCK	FREQUENCY						
	Input clock frequency,	XTI		11.994	12	12.006	MHz
fs	Sampling frequency			32,	, 44.1, 48		kHz
DAC CH	IARACTERISTICS						
	Resolution				16		Bits
	Audio data channel				1, 2		Channel
DC ACC	CURACY						
	Gain mismatch, chann	el-to-channel			±2	±8	% of FSR
	Gain error				±2	±8	% of FSR
	Bipolar zero error				±3	±6	% of FSR
DYNAM	IC PERFORMANCE (4)						
		Total harmonic	$R_L > 10 \text{ k}\Omega$ , self-powered, $V_{OUT} = 0 \text{ dB}$		0.006%	0.01%	
THD+N	HD+N Total harmonic distortion + noise		$R_L > 10 \text{ k}\Omega$ , bus-powered, $V_{OUT} = 0 \text{ dB}$		0.012%	0.02%	
		Headphone	$R_L = 32 \Omega$ , self-/ bus-powered, $V_{OUT} = 0 dB$		0.025%		
THD+N	Total harmonic distortion	on + noise	$V_{OUT} = -60 \text{ dB}$		2%		
	Dynamic range		EIAJ, A-weighted	90	98		dB
S/N	Signal-to-noise ratio		EIAJ, A-weighted	90	98		dB
	Channel separation			60	70		dB

<sup>(1)</sup> HOST

<sup>(2)</sup> D+, D-, HOST, TEST, TEST0, TEST1, DT, PSEL, FSEL, XTI

<sup>(3)</sup> FUNC0, FUNC1, FUNC2

<sup>(4)</sup> f<sub>IN</sub> = 1 kHz, using the System Two™ Cascade audio measurement system by Audio Precision™ in the RMS mode with a 20-kHz LPF and 400-Hz HPF.

<sup>(5)</sup> THD+N performance varies slightly, depending on the effective output load, including dummy load R7, R8 in Figure 32.



## **ELECTRICAL CHARACTERISTICS (continued)**

all specifications at  $T_A = 25$ °C,  $V_{BUS} = 5$  V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz,16-bit data (unless otherwise noted)


	PARAMETER		TEST CONDITIONS	PCM2704E PCM2706P	DB, PCM270 JT, PCM270	5DB, 7PJT	UNIT
				MIN	TYP	MAX	
ANALO	G OUTPUT					<u> </u>  -	
	Output voltage			0.55 V <sub>C</sub>	<sub>CL</sub> , 0.55 V <sub>CC</sub>	CR	Vp-p
	Center voltage			0	.5 V <sub>CCP</sub>		V
	Land Samudana	Line	AC coupling	10			kΩ
	Load impedance	Headphone	AC coupling	16	32		Ω
	LDE fraguency response		-3 dB		140		kHz
	LPF frequency respons	se	f = 20 kHz		-0.1		dB
DIGITAL	L FILTER PERFORMAN	CE				<u> </u>  -	
	Pass band					0.454 f <sub>s</sub>	Hz
	Stop band			0.546 f <sub>s</sub>			Hz
	Pass-band ripple					±0.04	dB
	Stop-band attenuation			-50			dB
Delay time				20/f <sub>s</sub>		s	
OWER	SUPPLY REQUIREME	NTS		1			
	Voltage range	V <sub>BUS</sub>	Bus-powered	4.35	5	5.25	Vdc
		$V_{CCP}, V_{CCL}, V_{CCR}, V_{DD}$	Self-powered	3	3.3	3.6	
		Line	DAC operation		23	30	mA
	Supply current	Headphone	DAC operation $R_L = 32 \Omega$ )		35	46	
		Line/headphone	Suspend mode <sup>(6)</sup>		150	190	μΑ
		Line	DAC operation		76	108	10/
	Power dissipation (self-powered)	Headphone	DAC operation $R_L = 32 \Omega$ )		116	166	mW
	(sell-powered)	Line/headphone	Suspend mode <sup>(6)</sup>		495	684	μW
		Line	DAC operation		115	158	>
	Power dissipation (bus-powered)	Headphone	DAC operation $R_L = 32 \Omega$ )		175	242	mW
	(bas powerea)	Line/headphone	Suspend mode (6)		750	998	μW
	Internal power-supply voltage (7)	$V_{CCP}, V_{CCL}, V_{CCR}, V_{DD}$	Bus-powered	3.2	3.35	3.5	Vdc
EMPE	RATURE RANGE						
	Operating temperature			-25		85	°C
<b>\</b>	Thormal resistance	28-pin SSOP (PCM2704/5)			100		0C // //
$\theta_{JA}$	Thermal resistance	32-pin TQFP (PCM2706/7)			80		°C/W

<sup>(6)</sup> Under USB suspend state.

<sup>(7)</sup> V<sub>DD</sub>, V<sub>CCP</sub>, V<sub>CCL</sub>, V<sub>CCR</sub>. These pins work as output pins of internal power supply for bus-powered operation.



## **PIN ASSIGNMENTS**





## Terminal Functions (PCM2704DB/PCM2705DB)

TERMINA	<b>AL</b>		DECORPTION
NAME	NO.	I/O	DESCRIPTION
AGNDL	12	_	Analog ground for headphone amplifier of L-channel
AGNDR	17		Analog ground for headphone amplifier of R-channel
СК	2	0	Clock output for external ROM (PCM2704). Must be left open (PCM2705).
D+	9	I/O	USB differential input/output plus (1)
D-	8	I/O	USB differential input/output minus (1)
DGND	6	_	Digital ground
DOUT	5	0	S/PDIF output
DT	3	I/O	Data input/output for external ROM (PCM 2704). Must be left open with pullup resistor (PCM2705). (1)
HID0/MS	22	I	HID key state input (mute), active HIGH (PCM2704). MS input (PCM2705). (2)
HID1/MC	23	I	HID key state input (volume up), active HIGH (PCM2704). MC input (PCM2705). (2)
HID2/MD	24	I	HID key state input (volume down), active HIGH (PCM2704). MD input (PCM2705). (2)
HOST	21	Ι	Host detection during self-powered operation (connect to $V_{BUS}$ ). Max power select during bus-powered operation (LOW: 100 mA, HIGH: 500 mA). (3)
PGND	19	_	Analog ground for DAC, OSC, and PLL
PSEL	4	I	Power source select (LOW: self-power, HIGH: bus-power) (1)
SSPND	27	0	Suspend flag, active LOW (LOW: suspend, HIGH: operational)
TEST0	26	I	Test pin. Must be set HIGH <sup>(1)</sup>
TEST1	25	I	Test pin. Must be set HIGH <sup>(1)</sup>
V <sub>BUS</sub>	10	_	Connect to USB power (V <sub>BUS</sub> ) for bus-powered operation. Connect to V <sub>DD</sub> for self-powered operation.
V <sub>CCL</sub>	13	_	Analog power supply for headphone amplifier of L-channel (4)
V <sub>CCP</sub>	20	_	Analog power supply for DAC, OSC, and PLL <sup>(4)</sup>
V <sub>CCR</sub>	16	_	Analog power supply for headphone amplifier of R-channel <sup>(4)</sup>
V <sub>COM</sub>	18	_	Common voltage for DAC (V <sub>CCP</sub> /2). Connect decoupling capacitor to PGND.
$V_{DD}$	7	_	Digital power supply <sup>(4)</sup>
V <sub>OUT</sub> L	14	0	DAC analog output for L-channel
V <sub>OUT</sub> R	15	0	DAC analog output for R-channel
XTI	28	ı	Crystal oscillator input <sup>(1)</sup>
XTO	1	0	Crystal oscillator output
ZGND	11	_	Ground for internal regulator

- (1) LV-TTL level
- (2) LV-TTL level with internal pulldown
- (3) LV-TTL level, 5-V tolerant
- (4) Connect decoupling capacitor to GND. Supply 3.3 V for self-powered applications.




## Terminal Functions (PCM2706PJT/PCM2707PJT)

TERMINA	AL		
NAME	NO.	1/0	DESCRIPTION
AGNDL	26	_	Analog ground for headphone amplifier of L-channel
AGNDR	31	_	Analog ground for headphone amplifier of R-channel
СК	14	0	Clock output for external ROM (PCM2706). Must be left open (PCM2707).
D+	23	I/O	USB differential input/output plus (1)
D-	22	I/O	USB differential input/output minus (1)
DGND	20	_	Digital ground
DOUT	17	0	S/PDIF output/I <sup>2</sup> S™ data output
DT	15	I/O	Data input/output for external ROM (PCM2706). Must be left open with pullup resistor (PCM2707). (1)
FSEL	9	I	Function select (LOW: I <sup>2</sup> S DATA output, HIGH: S/PDIF output) (1)
FUNC0	5	I/O	HID key state input (next track), active HIGH (FSEL = 1). I <sup>2</sup> S LR clock output (FSEL = 0). (2)
FUNC1	19	I/O	HID key state input (previous track), active HIGH (FSEL = 1). I <sup>2</sup> S bit clock output (FSEL = 0). (2)
FUNC2	18	I/O	HID key state input (stop), active HIGH (FSEL = 1). I <sup>2</sup> S system clock output (FSEL = 0). (2)
FUNC3	4	1	HID key state input (play/pause), active HIGH (FSEL = 1). I <sup>2</sup> S data input (FSEL = 0). (2)
HID0/MS	6	1	HID key state input (mute), active HIGH (PCM2706). MS input (PCM2707) (2)
HID1/MC	7	I	HID key state input (volume up), active HIGH (PCM2706). MC input (PCM2707) (2)
HID2/MD	8	Į	HID key state input (volume down), active HIGH (PCM2706). MD input (PCM2707) (2)
HOST	3	I	Host detection during self-powered operation (connect to V <sub>BUS</sub> ). Max power select during bus-powered operation. (LOW: 100 mA, HIGH: 500 mA). (3)
PGND	1	_	Analog ground for DAC, OSC, and PLL
PSEL	16	I	Power source select (LOW: self-power, HIGH: bus-power) (1)
SSPND	11	0	Suspend flag, active LOW (LOW: suspend, HIGH: operational)
TEST	10	ı	Test pin. Must be set HIGH <sup>(1)</sup>
V <sub>BUS</sub>	24	_	Connect to USB power (V <sub>BUS</sub> ) for bus-powered operation. Connect to V <sub>DD</sub> for self-powered operation.
V <sub>CCL</sub>	27	_	Analog power supply for headphone amplifier of L-channel (4)
V <sub>CCP</sub>	2	_	Analog power supply for DAC, OSC, and PLL (4)
V <sub>CCR</sub>	30	_	Analog power supply for headphone amplifier of R-channel (4)
V <sub>COM</sub>	32	_	Common voltage for DAC (V <sub>CCP</sub> /2). Connect decoupling capacitor to PGND.
$V_{DD}$	21	_	Digital power supply <sup>(4)</sup>
V <sub>OUT</sub> L	28	0	DAC analog output for L-channel
V <sub>OUT</sub> R	29	0	DAC analog output for R-channel
XTI	12	ı	Crystal oscillator input (1)
XTO	13	0	Crystal oscillator output
ZGND	25	_	Ground for internal regulator

- (1) LV-TTL level
- (2) LV-TTL level with internal pulldown
- (3) LV-TTL level, 5-V tolerant
- (4) Connect decoupling capacitor to GND. Supply 3.3 V for self-powered applications.




## **BLOCK DIAGRAM (PCM2704DB/PCM2705DB)**



- (1) Applies to PCM2704DB
- (2) Applies to PCM2705DB



## **BLOCK DIAGRAM (PCM2706PJT/PCM2707PJT)**



- (1) Applies to PCM2706PJT
- (2) Applies to PCM2707PJT



## TYPICAL PERFORMANCE CURVES OF INTERNAL FILTER

All specifications at  $T_A = 25$ °C,  $V_{BUS} = 5$  V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data (unless otherwise noted).

## **DAC Digital Interpolation Filter Frequency Response**





Figure 2. Pass-Band Ripple

## **DAC Analog Low-Pass Filter Frequency Response**





Submit Documentation Feedback





## **TYPICAL PERFORMANCE CURVES**

All specifications at  $T_A = 25^{\circ}$ C,  $V_{BLIS} = 5$  V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data (unless otherwise noted).












## **TYPICAL PERFORMANCE CURVES (continued)**


All specifications at  $T_A = 25$ °C,  $V_{BUS} = 5$  V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data (unless otherwise noted).





## **TYPICAL PERFORMANCE CURVES (continued)**


All specifications at  $T_A = 25$ °C,  $V_{BUS} = 5$  V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data (unless otherwise noted).





## **TYPICAL PERFORMANCE CURVES (continued)**

All specifications at  $T_A = 25$ °C,  $V_{BUS} = 5$  V,  $f_S = 44.1$  kHz,  $f_{IN} = 1$  kHz, 16-bit data (unless otherwise noted).





#### DETAILED DESCRIPTION

#### **Clock and Reset**

For both USB and audio functions, the PCM2704/5/6/7 requires a 12-MHz ( $\pm 500$  ppm) clock, which can be generated by the built-in oscillator using a 12-MHz crystal resonator. The 12-MHz crystal resonator must be connected to XTI (pin 28 for PCM2704/5, pin 12 for PCM2706/7) and XTO (pin 1 for PCM2704/5, pin 13 for PCM2706/7) with one large (1-M $\Omega$ ) resistor and two small capacitors, the capacitance of which depends on the specified load capacitance of the crystal resonator. An external clock can be supplied from XTI (pin 28 for PCM2704/5, pin 12 for PCM2706/7). If an external clock is supplied, XTO (pin 1 for PCM2704/5, pin 13 for PCM2706/7) must be left open. Because no clock disabling pin is provided, it is not recommended to use the external clock supply. SSPND (pin 27 for PCM2704/5, pin 11 for PCM2706/7) is unable to use clock disabling.

The PCM2704/5/6/7 has an internal power-on reset circuit, and it works automatically when  $V_{DD}$  (pin 7 for PCM2704/5, pin 21 for PCM2706/7) exceeds 2 V typical (1.6 V–2.4 V), which is equivalent to  $V_{BUS}$  (pin 10 for PCM2704/5, pin 24 for PCM2706/7) exceeding 3 V typical for bus-powered applications. Approximately 700  $\mu$ s is required until internal reset release.

## **Operation Mode Selection**

The PCM2704/5/6/7 has the following mode-select pins.

## **Power Configuration Select/Host Detection**

1

PSEL (pin 4 for PCM2704/5, pin 16 for PCM2706/7) is dedicated to selecting the power source. This selection affects the configuration descriptor. While in bus-powered operation, maximum power consumption from  $V_{BUS}$  is determined by HOST (pin 21 for PCM2704/5, pin 3 for PCM2706/7). For self-powered operation, HOST must be connected to  $V_{BUS}$  of the USB bus with a pulldown resistor to detect attach and detach. (To avoid excessive suspend current, the pulldown should be a high-value resistor.)

 PSEL
 DESCRIPTION

 0
 Self-powered

 1
 Bus-powered

 HOST
 DESCRIPTION

 0
 Detached from USB (self-powered)/100 mA (bus-powered)

Attached to USB (self-powered)/500 mA (bus-powered)

**Table 1. Power Configuration Select** 

#### **Function Select (PCM2706/7)**

FSEL (pin 9) determines the function of FUNC0–FUNC3 (pins 4, 5, 18, and 19) and DOUT (pin17). When the I<sup>2</sup>S interface is required, FSEL must be set to LOW. Otherwise, FSEL must be set to HIGH.

**Table 2. Function Select** 

FSEL	DOUT	FUNC0	FUNC1	FUNC2	FUNC3
0	Data out (I <sup>2</sup> S)	LRCK (I <sup>2</sup> S)	BCK (I <sup>2</sup> S)	SYSCK (I <sup>2</sup> S)	Data in (I <sup>2</sup> S)
1	S/PDIF data	Next track (HID) (1)	Previous track (HID) (1)	Stop (HID) (1)	Play/pause (HID) (1)

(1) Valid on the PCM2706; no function assigned on the PCM2707.



#### **USB** Interface

Control data and audio data are transferred to the PCM2704/5/6/7 via D+ (pin 9 for PCM2704/5, pin 23 for PCM2706/7) and D– (pin 8 for PCM2704/5, pin 22 for PCM2706/7). D+ should be pulled up with a 1.5-k $\Omega$  (±5%) resistor. To avoid back voltage in self-powered operation, the device must not provide power to the pullup resistor on D+ while  $V_{BUS}$  of the USB port is inactive.

All data to/from the PCM2704/5/6/7 are transferred at full speed. The following information is provided in the device descriptor. Some parts of the device descriptor can be modified through external ROM (PCM2704/6), SPI (PCM2705/7), or internal mask ROM on request.

**Table 3. Device Descriptor** 

DEVICE DESCRIPTOR	DESCRIPTION
USB revision	1.1 compliant
Device class	0x00 (device defined interface level)
Device subclass	0x00 (not specified)
Device protocol	0x00 (not specified)
Max packet size for endpoint 0	8 bytes
Vendor ID	0x08BB (default value, can be modified)
Product ID	0x2704/0x2705/0x2706/0x2707 (These values correspond to the model number, and the value can be modified.)
Device release number	1.0 (0x0100)
Number of configurations	1
Vendor strings	Burr-Brown from TI (default value, can be modified)
Product strings	USB Audio DAC (default value, can be modified)
Serial number	Not supported

The following information is contained in the configuration descriptor. Some parts of the configuration descriptor can be modified through external ROM (PCM2704/6), SPI (PCM2705/7), or internal mask ROM on request.

**Table 4. Configuration Descriptor** 

CONFIGURATION DESCRIPTOR	DESCRIPTION
Interface	Three interfaces
Power attribute	0x80 or 0xC0 (bus-powered or self-powered, depending on PSEL; no remote wake up. This value can be modified.)
Max power	0x0A, 0x32 or 0xFA (20 mA for self-powered, 100 mA or 500 mA for bus-powered, depending on PSEL and HOST. This value can be modified.)

The following information is contained in the string descriptor. Some parts of the string descriptor can be modified through external ROM (PCM2704/6), SPI (PCM2705/7), or internal mask ROM on request.

**Table 5. String Descriptor** 

STRING DESCRIPTOR	DESCRIPTION
#0	0x0409
#1	Burr-Brown from TI (default value, can be modified)
#2	USB Audio DAC (default value, can be modified)



#### **Device Configuration**

Figure 21 illustrates the USB audio function topology. The PCM2704/5/6/7 has three interfaces. Each interface is enabled by some alternative settings.




Figure 21. USB Audio Function Topology

#### Interface #0 (Default/Control Interface)

Interface #0 is the control interface. Setting #0 is the only possible setting for interface #0. Setting #0 describes the standard audio control interface. Audio control interface consists of a terminal. The PCM2704/5/6/7 has three terminals:

- Input terminal (IT #1) for isochronous-out stream
- Output terminal (OT #2) for audio analog output
- Feature unit (FU #3) for DAC digital attenuator

Input terminal #1 is defined as a USB stream (terminal type 0x0101). Input terminal #1 can accept two-channel audio streams constructed of left and right channels. Output terminal #2 is defined as a speaker (terminal type 0x0301). Feature unit #3 supports the following sound control features:

- Volume control
- Mute control

The built-in digital volume controller can be manipulated by an audio-class-specific request from 0 dB to -64 dB in steps of 1 dB. Changes are made by incrementing or decrementing one step (1 dB) for every 1/f<sub>s</sub> time interval, until the volume level reaches the requested value. Each channel can be set to a separate value. The master volume control is not supported. A request to the master volume is stalled and ignored. The built-in digital mute controller can be manipulated by an audio-class-specific request. A master mute control request is acceptable. A mute control request to an individual channel is stalled and ignored. The digital volume control does not affect the S/PDIF and I<sup>2</sup>S outputs (PCM2706/7).



#### Interface #1 (Isochronous-Out Interface)

Interface #1 is for the audio-streaming data-out interface. Interface #1 has the following three alternative settings. Alternative setting #0 is the zero-bandwidth setting. All other alternative settings are operational settings.

ALTERNATIVE SETTING		DATA FORM	TRANSFER MODE	SAMPLING RATE (kHz)			
00		Zero bandwidth					
01	16-bit	Stereo	2s complement (PCM)	Adaptive	32, 44.1, 48		
02	16-bit	Mono	2s complement (PCM)	Adaptive	32, 44.1, 48		

## Interface #2 (HID Interface)

Interface #2 is the interrupt-data-in interface. Interface #2 comprises the HID consumer control device. Alternative setting #0 is the only possible setting for interface #2.

On the HID device descriptor, eight HID items are reported as follows for any model, in any configuration.

## **Basic HID Operation**

Interface #2 can report the following three key statuses for any model. These statuses can be set by the HID0-HID2 pins (PCM2704/6) or the SPI port (PCM2705/7).

- Mute (0xE2)
- Volume up (0xE9)
- Volume down (0xEA)

#### Extended HID Operation (PCM2705/6/7)

By using the FUNC0–FUNC3 pins (PCM2706) or the SPI port (PCM2705/7), the following additional conditions can be reported to the host.

- Play/Pause (0xCD)
- Stop (0xB7)
- Previous (0xB6)
- Next (0xB5)

#### Auxiliary HID Status Report (PCM2705/7)

One additional HID status can be reported to the host though the SPI port. This status flag is defined by SPI command or external ROM. This definition must be described as on the report descriptor with a three-byte usage ID. AL A/V Capture (0x0193) is assigned as the default for this status flag.

#### **Endpoints**

The PCM2704/5/6/7 has three endpoints:

- Control endpoint (EP #0)
- Isochronous-out audio data-stream endpoint (EP #2)
- HID endpoint (EP #5)

The control endpoint is a default endpoint. The control endpoint is used to control all functions of the PCM2704/5/6/7 by standard USB request and USB audio-class-specific request from the host. The isochronous-out audio data-stream endpoint is an audio sink endpoint that receives the PCM audio data. The isochronous-out audio data-stream endpoint accepts the adaptive transfer mode. The HID endpoint is an interrupt-in endpoint. The HID endpoint reports HID status every 10 ms.

The HID endpoint is defined as a consumer-control device. The HID function is designed as an independent endpoint from the isochronous-out endpoint. This means that the effect of HID operation depends on host software. Typically, the HID function is used to control the primary audio-out device.



#### DAC

The PCM2704/5/6/7 has a DAC that uses an oversampling technique with 128-f<sub>S</sub> second-order multibit noise shaping. This technique provides extremely low quantization noise in the audio band, and the built-in analog low-pass filter removes the high-frequency components of the noise-shaping signal. DAC outputs through the headphone amplifier  $V_{OUT}L$  and  $V_{OUT}R$  can provide 12 mW at 32  $\Omega$ , as well as 1.8  $V_{PP}$  into a 10-k $\Omega$  load.

## Digital Audio Interface—S/PDIF Output

The PCM2704/5/6/7 employs S/PDIF output. Isochronous-out data from the host are encoded to S/PDIF output DOUT, as well as to DAC analog outputs  $V_{OUT}L$  and  $V_{OUT}R$ . Interface format and timing follow the IEC-60958 standard. Monaural data are converted to the stereo format at the same data rate. S/PDIF output is not supported in the I<sup>2</sup>S I/F enable mode. The implementation of this feature is optional. Note that it is your responsibility to determin whether to implement this feature in your product or not.

#### **Channel Status Information**

The channel status information is fixed as consumer application, PCM mode, copyright, and digital/digital converter. All other bits are fixed as 0s, except for the sample frequency, which is set automatically according to the data received through the USB.

#### **Copyright Management**

Digital audio data output always is encoded as original with SCMS control. Only one generation of digital duplication is allowed.

## Digital Audio Interface—I<sup>2</sup>S Interface Output (PCM2706/7)

The PCM2706 and PCM2707 can support the I<sup>2</sup>S interface, which is enabled by FSEL (pin 9). In the I<sup>2</sup>S interface enabled mode, pins 4, 18, 19, 5, and 17 are assigned as DIN, SYSCK, BCK, LRCK, and DOUT, respectively. They provide digital output/input data in the 16-bit I<sup>2</sup>S format, which also is accepted by the internal DAC. I<sup>2</sup>S interface format and timing are shown in Figure 22, Figure 23, and Figure 24.





Figure 22. Audio Data Interface Format






SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>(BCY)</sub>	BCK pulse cycle time			ns
t <sub>(BCH)</sub>	BCK pulse duration, HIGH	100		ns
t <sub>(BCL)</sub>	BCK pulse duration, LOW	100		ns
t <sub>(BL)</sub>	LRCK delay time from BCK falling edge	-20	40	ns
t <sub>(BD)</sub>	DOUT delay time from BCK falling edge	-20	40	ns
t <sub>(LD)</sub>	DOUT delay time from LRCK edge	-20	40	ns
t <sub>(DS)</sub>	DIN setup time	20		ns
t <sub>(DH)</sub>	DIN hold time	20		ns

NOTE: Load capacitance of LRCK, BCK, and DOUT is 20 pF.

Figure 23. Audio Interface Timing



NOTE: Load capacitance is 20 pF.

Figure 24. Audio Clock Timing




#### **DESCRIPTOR DATA MODIFICATION**

The descriptor data can be modified through I<sup>2</sup>C port by external ROM (PCM2704/6) or through our SPI port by an SPI host such as an MCU (PCM2705/7) under a particular condition of PSEL pin and HOST pin. A condition of PSEL pin = High and HOST pin = High is needed to modify the descriptor data, and D+ pull-up must not be activated before completion of programming the descriptor data through external ROM or SPI port. The descriptor data have to be sent from external ROM to PCM2704/6 or or from SPI host to PCM2705/7 in LSB first with specified byte order. Also, the content of the power attribute and max power must be consistent with PSEL setting and power usage from USB VBUS of actual application. Therefore, the descriptor data modification in self-powered configuration (PSEL = Low) is not supported.

## **External ROM Descriptor (PCM2704/6)**

The PCM2704/6 supports an external ROM interface to override internal descriptors. Pin 3 (for PCM2704)/pin 15 (for PCM2706) is assigned as DT (serial data) and pin 2 (for PCM2704)/pin 14 (for PCM2706) is assigned as CK (serial clock) of the I<sup>2</sup>C interface when using the external ROM descriptor. Descriptor data is transferred from the external ROM to the PCM2704/6 through the I<sup>2</sup>C interface the first time when the device activates after power-on reset. Before completing a read of the external ROM, the PCM2704/6 replies with NACK for any USB command request from the host to the device itself. The descriptor data, which can be in external ROM, are as follows. String descriptors must be described in ANSI ASCII code (1 byte for each character). String descriptors are converted automatically to unicode strings for transmission to the host. The device address of the external ROM is fixed as 0xA0. The data must be stored from address 0x00 and must consist of 57 bytes, as described in the following items. The data bits must be sent from LSB to MSB on the I<sup>2</sup>C bus. This means that each byte of data must be stored with its bits in reverse order. Read operation is performed at a frequency of XTI/384 (approximately 30 kHz). The content of power attribute and max power must be consistent with actual application circuit configuration (PSEL setting and actual power usage from VBUS of USB connector); otherwise, it may cause improper or unexpected PCM2704/6 operation.

- Vendor ID (2 bytes)
- Product ID (2 bytes)
- Product string (16 bytes in ANSI ASCII code)
- Vendor string (32 bytes in ANSI ASCII code)
- Power attribute (1 byte)
- Max power (1 byte)
- Auxiliary HID usage ID in report descriptor (3 bytes)



**Start Condition** R/W: Read Operation if 1; Otherwise, Write Operation **Stop Condition** 

ACK: Acknowledgment of a Byte if 0 DATA: 8 Bits (Byte)


NACK: Not Acknowledgment if 1

T0049-02

М	М	М	S	S	М	S	М	S	М	М
S	Device address	R/W	ACK	DATA	ACK	DATA	ACK		NACK	Р

Figure 25. External ROM Read Operation





SYMBOL	PARAMETER	MIN	MAX	UNIT
f <sub>(CK)</sub>	CK clock frequency		100	kHz
t <sub>(BUF)</sub>	Bus free time between a STOP and a START condition	4.7		μs
t <sub>(LOW)</sub>	Low period of the CK clock	4.7		μs
t <sub>(HI)</sub>	High period of the CK clock	4		μs
t <sub>(RS-SU)</sub>	Setup time for START/repeated START condition	4.7		μs
t <sub>(S-HD)</sub> t <sub>(RS-HD)</sub>	Hold time for START/repeated START condition	4		μs
t <sub>(D-SU)</sub>	Data setup time	250		ns
t <sub>(D-HD)</sub>	Data hold time	0	900	ns
t <sub>(CK-R)</sub>	Rise time of CK signal	20 + 0.1 C <sub>B</sub>	1000	ns
t <sub>(CK-F)</sub>	Fall time of CK signal	20 + 0.1 C <sub>B</sub>	1000	ns
t <sub>(DT-R)</sub>	Rise time of DT signal	20 + 0.1 C <sub>B</sub>	1000	ns
t <sub>(DT-F)</sub>	Fall time of DT signal	20 + 0.1 C <sub>B</sub>	1000	ns
t <sub>(P-SU)</sub>	Setup time for STOP condition	4		μs
C <sub>B</sub>	Capacitive load for DT and CK lines		400	pF
V <sub>NH</sub>	Noise margin at HIGH level for each connected device (including hysteresis)	0.2 V <sub>DD</sub>		V

Figure 26. External ROM Read Interface Timing Requirements

www.ti.com

## **External ROM Example**

Here is an example of external ROM data, with an explanation of the example following the data.

```
0xBB, 0x08, 0x04, 0x27,

0x50, 0x72, 0x6F, 0x64, 0x75, 0x63, 0x74, 0x20, 0x73, 0x74, 0x72, 0x69, 0x6E, 0x67, 0x73, 0x2E,

0x56, 0x65, 0x6E, 0x64, 0x6F, 0x72, 0x20, 0x73, 0x74, 0x72, 0x69, 0x6E, 0x67, 0x73, 0x20, 0x61,

0x72, 0x65, 0x20, 0x70, 0x6C, 0x61, 0x63, 0x65, 0x64, 0x20, 0x68, 0x65, 0x72, 0x65, 0x2E, 0x20,

0x80,

0x7D,

0x0A, 0x93, 0x01
```

The data are stored beginning at address 0x00.

Vendor ID: 0x08BB Product ID: 0x2704

Product string: Product strings (16 bytes).

Vendor string: Vendor strings are placed here (32 bytes, 31 visible characters are followed by 1 space).

Power attribute (bmAttribute): 0x80 (Bus-powered).

Max power (maxPower): 0x7D (250 mA).


Auxiliary HID usage ID: 0x0A, 0x93, 0x01 (AL A/V capture).

Note that the data bits must be sent from LSB to MSB on the I<sup>2</sup>C bus. This means that each data byte must be stored with its bits in reverse order.



## **Serial Programming Interface (PCM2705/7)**

The PCM2705/7 supports the serial programming interface (SPI) to program the descriptor and to set the HID state. Descriptor data are described in the *SubSec1 8.8External ROM Descriptor* section.



SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
t <sub>(MCY)</sub>	MC pulse cycle time	100			ns
t <sub>(MCL)</sub>	MC low-level time	50			ns
t <sub>(MCH)</sub>	MC high-level time	50			ns
t <sub>(MHH)</sub>	MS high-level time	100			ns
t <sub>(MLS)</sub>	MS falling edge to MC rising edge	20			ns
t <sub>(MLH)</sub>	MS hold time	20			ns
t <sub>(MDH)</sub>	MD hold time	15			ns
t <sub>(MDS)</sub>	MD setup time	20			ns

Figure 27. SPI Timing Diagram




Figure 28. SPI Write Operation



## SPI Register (PCM2705/7)

B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	<b>B</b> 3	B2	B1	B0
0	0	0	0	ST	0	ADDR	0	D0	D1	D2	D3	D4	D5	D6	D7

## D[7:0] Function of the lower 8 bits depends on the value of the ST (B11) bit.

ST = 0 (HID status write)

- D7 Reports MUTE HID status to the host (active high)
- D6 Reports volume-up HID status to the host (active high)
- D5 Reports volume-down HID status to the host (active high)
- D4 Reports next-track HID status to the host (active high)
- D3 Reports previous-track HID status to the host (active high)
- D2 Reports stop HID status to the host (active high)
- D1 Reports play/pause HID status to the host (active high)
- D0 Reports extended command status to the host (active high)

## ST = 1 (ROM data write)

D[7:0] Internal descriptor ROM data, D0:LSB, D7:MSB

The content of power attribute and max power must be consistent with the actual application circuit configuration (PSEL setting and actual power usage from VBUS of USB connector); otherwise, it may cause improper or unexpected PCM2705/7 operation.

#### ADDR Starts write operation for internal descriptor reprogramming (active high)

This bit resets descriptor ROM address counter and indicates following words should be ROM data (described in the *External ROM Example* section). 456 bits of ROM data must be continuously followed after this bit has been asserted. The data bits must be sent from LSB (D0) to MSB (D7).

To set ADDR high, ST must be set low. Note that the lower 8 bits are still active as an HID status write when ST is set low.

#### ST Determines the function of the lower 8-bit data as follows:

- 0: HID status write
- 1: Descriptor ROM data write

Table 6. Functionality of ST and ADDR Bit Combinations

ST	ADDR	FUNCTION
0	0	HID status write
0	1	HID status write and descriptor ROM address reset
1	0	Descriptor ROM data write
1	1	Reserved



## **USB Host Interface Sequence**

#### Power-On, Attach, and Playback Sequence

The PCM2704/5/6/7 is ready for setup when the reset sequence has finished and the USB bus is attached. After a connection has been established by setup, the PCM2704/5/6/7 is ready to accept USB audio data. While waiting for the audio data (idle state), the analog output is set to bipolar zero (BPZ).

When receiving the audio data, the PCM2704/5/6/7 stores the first audio packet, which contains 1 ms of audio data, into the internal storage buffer. The PCM2704/5/6/7 starts playing the audio data after detecting the next subsequent start-of-frame (SOF) packet.




Figure 29. Initial Sequence



## Play, Stop, and Detach Sequence

When the host finishes or aborts the playback, the PCM2704/5/6/7 stops playing after completing the output of the last audio data.




Figure 30. Play, Stop, and Detach

## **Suspend and Resume Sequence**

The PCM2704/5/6/7 enters the suspend state after the USB bus has been in a constant idle state for approximately 5 ms. While the PCM2704/5/6/7 is in the suspend state, SSPND flag (pin 27 for PCM2704/5, pin 11 for PCM2706/7) is asserted. The PCM2704/5/6/7 wakes up immediately when detecting the non-idle state on the USB bus.





Figure 31. Suspend and Resume



## Typical Circuit Connection 1 (Example of USB Speaker)

Figure 32 illustrates a typical circuit connection for an internal-descriptor, bus-powered, 500-mA application.



NOTE:  $X_1$ : 12-MHz crystal resonator.  $C_1$ ,  $C_2$ : 10-pF to 33-pF capacitor (depending on load capacitance of crystal resonator).  $C_3$ - $C_7$ : 1- $\mu$ F ceramic capacitor.  $C_8$ : 10- $\mu$ F electrolytic capacitor.  $C_9$ ,  $C_{10}$ : 100- $\mu$ F electrolytic capacitor (depending on tradeoff between required frequency response and discharge time for resume).  $C_{11}$ ,  $C_{12}$ : 0.022- $\mu$ F ceramic capacitor.  $C_{13}$ ,  $C_{14}$ : 1- $\mu$ F electrolytic capacitor.  $C_{13}$ : 1 M $\Omega$  resistor.  $C_{13}$ :  $C_{13}$ : 1.5 k $\Omega$  resistors.  $C_{13}$ : 1.5 k $\Omega$  resistors.  $C_{13}$ : 1.6  $\Omega$  resistors.  $C_{13}$ : 1.7 k $\Omega$  resistors (depending on tradeoff between required THD performance and pop-noise level for suspend).

- (1) Output impedance of  $V_{OUT}L$  and  $V_{OUT}R$  during suspend mode or lack of power supply is 26 k $\Omega$  ±20%, which is the discharge path for  $C_9$  and  $C_{10}$ .
- (2) Descriptor programming through external ROM is only available when PSEL and HOST are high.
- (3) External ROM power can be supplied from  $V_{CC}P$ , but any other active component must not use  $V_{CCP}$ ,  $V_{CCL}$ ,  $V_{CCR}$ , or  $V_{DD}$  as a power source.

Figure 32. Bus-Powered Application


#### NOTE:

The circuit illustrated in Figure 32 is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.



## Typical Circuit Connection 2 (Example of Remote Headphone)

Figure 33 illustrates a typical circuit connection for a bus-powered, 100-mA headphone with seven HIDs.



NOTE:  $X_1$ : 12-MHz crystal resonator.  $C_1$ ,  $C_2$ : 10-pF to 33-pF capacitors (depending on load capacitance of crystal resonator).  $C_3$ - $C_5$ ,  $C_7$ ,  $C_8$ : 1- $\mu$ F ceramic capacitors.  $C_6$ : 10- $\mu$ F electrolytic capacitor.  $C_9$ ,  $C_{10}$ : 100- $\mu$ F electrolytic capacitors (depending on required frequency response).  $C_{11}$ ,  $C_{12}$ : 0.022- $\mu$ F ceramic capacitors.  $R_1$ : 1 M $\Omega$  resistor.  $R_2$ ,  $R_{11}$ : 1.5 k $\Omega$  resistors.  $R_3$ ,  $R_4$ : 22  $\Omega$  resistors.  $R_5$ ,  $R_6$ : 16  $\Omega$  resistors.  $R_7$ - $R_{10}$ : 3.3 k $\Omega$  resistors.

- (1) Output impedance of  $V_{OUT}L$  and  $V_{OUT}R$  during suspend mode or lack of power supply is 26 k $\Omega$  ±20%, which is the discharge path for  $C_9$  and  $C_{10}$ .
- (2) Descriptor programming through external ROM is only available when PSEL and HOST are high.
- (3) External ROM power can be supplied from  $V_{CCP}$ , but any other active component must not use  $V_{CCP}$ ,  $V_{CCL}$ ,  $V_{CCR}$ , or  $V_{DD}$  as a power source.

Figure 33. Bus-Powered Application


#### NOTE:

The circuit illustrated in Figure 33 is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.



## Typical Circuit Connection 3 (Example of DSP Surround Processing Amp)

Figure 34 illustrates a typical circuit connection for an I<sup>2</sup>S- and SPI-enabled self-powered application.



NOTE:  $X_1$ : 12-MHz crystal resonator.  $C_1$ ,  $C_2$ : 10-pF to 33-pF capacitors (depending on load capacitance of crystal resonator).  $C_3$ ,  $C_4$ : 1- $\mu$ F ceramic capacitors.  $C_5$ ,  $C_7$ : 0.1- $\mu$ F ceramic capacitor and 10- $\mu$ F electrolytic capacitor.  $C_6$ : 10- $\mu$ F electrolytic capacitors.  $C_8$ ,  $C_9$ : 100- $\mu$ F electrolytic capacitors (depending on required frequency response).  $C_{10}$ ,  $C_{11}$ : 0.022- $\mu$ F ceramic capacitors.  $C_1$ ,  $C_1$ : 1 M $\Omega$  resistors.  $C_2$  R $_3$ : 1.5 k $\Omega$  resistors.  $C_3$ ,  $C_4$ : 1.5 k $\Omega$  resistors.  $C_4$ : 1.3.3 k $\Omega$  resistors.

- (1) Output impedance of  $V_{OUT}L$  and  $V_{OUT}R$  during suspend mode or lack of power supply is 26 k $\Omega$  ±20%, which is the discharge path for  $C_8$  and  $C_9$ .
- (2) Descriptor programming through SPI is only available when PSEL and HOST are high.
- (3) D+ pull-up must not be activated (HIGH: 3.3V) while the device is detached from USB or power supply is not applied on  $V_{DD}$  and  $V_{CC}x$ . VBUS of USB (5V) can be used to detect USB power status.
- (4) MS must be high until the PCM2707 power supply is ready and the SPI host (DSP) is ready to send data. Also, the SPI host must handle the D+ pull-up if the descriptor is programmed through the SPI. D+ pull-up must not be activated (HIGH = 3.3 V) before programming of the PCM2707 through the SPI is complete.

Figure 34. Self-Powered Application

#### NOTE:

The circuit illustrated in Figure 34 is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.



## **APPENDIX**

# **Operating Environment**

For current information on the PCM2704/2705/2706/2707 operating environment, see the *Updated Operating Environments for PCM270X, PCM290X Applications* application report, SLAA374, available through the TI web site at www.ti.com.



## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (November 2007) to Revision F	Page
Added new feature	1
Moved text to end of Digital Audio Interface-S/PDIF Output section	19
Added Descriptor Data Modification paragraph	21
Deleted HOST from list of circuit configuration terms	21
Deleted HOST from list of circuit configuration terms	25
Added notes to Figure 32, Figure 33, and Figure 34 for clarifying requirement of descriptor programing	28
Changes from Revision D (December 2006) to Revision E	Page
Deleted operating environment information from data sheet and added reference to application report	31

www.ti.com 14-Oct-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PCM2704DB	ACTIVE	SSOP	DB	28	47	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2704	Samples
PCM2704DBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2704	Samples
PCM2705DB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2705	Samples
PCM2705DBG4	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2705	Samples
PCM2705DBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2705	Samples
PCM2706PJT	ACTIVE	TQFP	PJT	32	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2706	Samples
PCM2706PJTR	ACTIVE	TQFP	PJT	32	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2706	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 14-Oct-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 3-Jun-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM2704DBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
PCM2704DBR	SSOP	DB	28	2000	330.0	17.4	8.5	10.8	2.4	12.0	16.0	Q1
PCM2705DBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
PCM2706PJTR	TQFP	PJT	32	1000	330.0	16.8	9.6	9.6	1.5	12.0	16.0	Q2

www.ti.com 3-Jun-2022




## \*All dimensions are nominal

	7 till dillitorioriorio di o riorimilar							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	PCM2704DBR	SSOP	DB	28	2000	356.0	356.0	35.0
ı	PCM2704DBR	SSOP	DB	28	2000	336.6	336.6	28.6
ı	PCM2705DBR	SSOP	DB	28	2000	356.0	356.0	35.0
	PCM2706PJTR	TQFP	PJT	32	1000	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Jun-2022

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
PCM2704DB	DB	SSOP	28	47	530	10.5	4000	4.1
PCM2704DB	DB	SSOP	28	47	500	10.6	500	9.6
PCM2705DB	DB	SSOP	28	50	530	10.5	4000	4.1
PCM2705DBG4	DB	SSOP	28	50	530	10.5	4000	4.1



www.ti.com 3-Jun-2022

## **TRAY**



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	Κ0 (μm)	P1 (mm)	CL (mm)	CW (mm)
PCM2706PJT	PJT	TQFP	32	250	10 x 25	150	315	135.9	7620	12.2	11.1	11.25



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## PJT (S-PQFP-N32)

## PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated