

ISO7041 超低功耗四通道数字隔离器

1 特性

- 超低功率耗散
 - 每通道静态电流为 $3.5\mu\text{A}$ (3.3V)
 - 100kbps 时的每通道电流为 $15\mu\text{A}$ (3.3V)
 - 1Mbps 时的每通道电流为 $116\mu\text{A}$ (3.3V)
- 稳健可靠的隔离栅
 - 预计寿命超过 100 年
 - 隔离额定值为 $3000\text{V}_{\text{RMS}}$
 - CMTI 典型值为 $\pm 100\text{kV}/\mu\text{s}$
- 宽电源电压范围: 2.25V 至 5.5V
- 宽温度范围:
 - 2.25V 至 3.6V: -55°C 至 $+125^\circ\text{C}$
 - 3.6V 至 5.5V: -40°C 至 $+125^\circ\text{C}$
- 小型 16-QSOP 封装 (16-DBQ)
- 信号传输速率: 高达 2Mbps
- 默认输出高电平 (ISO7041) 和低电平 (ISO7041F) 选项
- 优异的电磁兼容性 (EMC)
 - 系统级 ESD、EFT 和浪涌抗扰性
 - $\pm 8\text{kV}$ IEC 61000-4-2 跨隔离栅接触放电保护
 - 极低辐射
- 安全相关认证 (计划):
 - UL 1577 组件认证计划
 - DIN V VDE V 0884-11
 - CQC、TUV 和 CSA 认证
 - IECEX (IEC 60079-0 和 IEC 60079-11) 和 ATEX (EN 60079-11)

2 应用

- 4mA 至 20mA 环路供电式现场发送器
- 工厂自动化、工艺自动化
- 低功耗 GPIO、UART 和 SPI 隔离

3 说明

ISO7041 器件是一种可用于隔离 CMOS 或 LVC MOS 数字 I/O 的超低功耗多通道数字隔离器。每条隔离通道的逻辑输入和输出缓冲器均由双电容二氧化硅 (SiO_2) 绝缘栅相隔离。基于边缘的创新架构与开关键控调制方案相结合, 使这些隔离器具有非常低的功耗, 同时符合 UL1577 规定的 $3000\text{V}_{\text{RMS}}$ 隔离额定值。该器件的每通道动态电流消耗低于 $120\mu\text{A}/\text{Mbps}$, 并且 3.3V 时每通道静态电流消耗为 $3.5\mu\text{A}$, 从而允许在功耗和热性能受限的系统设计中使用 ISO7041。


该器件可在低至 2.25V 和高达 5.5V, 并可在隔离栅的每一侧采用不同电源电压的情况下实现完整功能。四通道隔离器采用 16-QSOP 封装, 具有三个正向通道和一个反向通道。该器件具有默认输出高电平和低电平选项。如果输入功率或信号出现损失, 不具有 F 后缀的 ISO7041 器件默认输出高电平, 具有 F 后缀的 ISO7041F 器件默认输出低电平。有关更多信息, 请参阅 [器件功能模式](#) 部分。

器件信息⁽¹⁾


器件型号	封装	封装尺寸 (标称值)
ISO7041	QSOP (16)	4.90mm × 3.90mm

(1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附录。

简化应用电路原理图



电压为 3.3V 时的数据速率与功耗间的关系



目录

1	特性	1	8.16	Insulation Characteristics Curves	14
2	应用	1	8.17	Typical Characteristics	15
3	说明	1	9	Parameter Measurement Information	16
4	修订历史记录	2	10	Detailed Description	17
5	修订历史记录	2	10.1	Overview	17
6	Device Comparison Table	3	10.2	Functional Block Diagram	17
7	Pin Configuration and Functions	4	10.3	Feature Description	17
8	Specifications	5	10.4	Device Functional Modes	19
8.1	Absolute Maximum Ratings	5	11	Application and Implementation	21
8.2	ESD Ratings	5	11.1	Application Information	21
8.3	Recommended Operating Conditions	5	11.2	Typical Application	22
8.4	Thermal Information	6	12	Power Supply Recommendations	24
8.5	Power Ratings	6	13	Layout	25
8.6	Insulation Specifications	7	13.1	Layout Guidelines	25
8.7	Safety-Related Certifications	8	13.2	Layout Example	25
8.8	Safety Limiting Values	8	14	器件和文档支持	26
8.9	Electrical Characteristics 5V Supply	9	14.1	文档支持	26
8.10	Supply Current Characteristics 5V Supply	9	14.2	接收文档更新通知	26
8.11	Electrical Characteristics 3.3V Supply	11	14.3	社区资源	26
8.12	Supply Current Characteristics 3.3V Supply	11	14.4	商标	26
8.13	Electrical Characteristics 2.5V Supply	13	14.5	静电放电警告	26
8.14	Supply Current Characteristics 2.5V Supply	13	14.6	Glossary	26
8.15	Switching Characteristics	14	15	机械、封装和可订购信息	26

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Original (October 2017) to Revision A

Page

• 已更改 将器件状态更改为“生产数据”	1
----------------------------	---

5 修订历史记录

Changes from Revision A (December 2018) to Revision B

Page

• 更新首页通道静态电流以匹配表中数据	1
• 扩大电源电压范围，以支持 特性 中高达 5.5V 的电压	1
• 分割温度范围，以便支持 特性 中 -40°C 的温度（电压范围 3.6V 至 5.5V）	1
• 在 特性 中添加了“±8kV IEC 61000-4-2 跨隔离栅接触放电保护”	1
• 的电压下工作在 说明 中将电源电压范围提升至 5.5V	1
• Added ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier	5
• Added 5 V support to Recommended Operating Conditions	5
• Added temperature range for 3.6 V to 5.5 V supply range in Recommended Operating Conditions	5
• Added power dissipation maximum numbers to support 5.5 V in Power Ratings	6
• Added 5.5 V support in Safety Limiting Values	8
• Added 5 V Electrical Characteristics section	9
• Added 5 V Supply Current Characteristics section	9
• Added 5.5 V support to Thermal Derating Curves in Insulation Characteristics Curves	14
• Added 5 V Supply Current Curves to Typical Characteristics	15
• Updated Device I/O schematics removing (F version) only text in 图 13	20
• Extended power supply range to 5.5 V in Application Information	21

6 Device Comparison Table


Table 1. Device Features

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION ⁽¹⁾
ISO7041	3 Forward, 1 Reverse	2 Mbps	High	DBQ-16	3000 V _{RMS} / 4242 V _{PK}
ISO7041 with F suffix	3 Forward, 1 Reverse	2 Mbps	Low	DBQ-16	3000 V _{RMS} / 4242 V _{PK}

(1) See for detailed isolation ratings.

7 Pin Configuration and Functions

ISO7041 DBQ Package
16-Pin QSOP
Top View



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN1	7	I	Refresh enable 1. Refresh is enabled when the EN1 pin is connected to GND1. Disable refresh by connecting the EN1 pin high to V_{CC1} . EN1 and EN2 must be connected to the same logic state to enable or disable refresh.
EN2	10	I	Refresh enable 2. Refresh is enabled when the EN2 pin is connected to GND2. Disable refresh by connecting the EN2 pin high to V_{CC2} . EN1 and EN2 must be connected to the same logic state to enable or disable refresh.
GND1	2	—	Ground connection for V_{CC1}
	8		
GND2	9	—	Ground connection for V_{CC2}
	15		
INA	3	I	Input, channel A
INB	4	I	Input, channel B
INC	5	I	Input, channel C
IND	11	I	Input, channel D
OUTA	14	O	Output, channel A
OUTB	13	O	Output, channel B
OUTC	12	O	Output, channel C
OUTD	6	O	Output, channel D
V_{CC1}	1	—	Power supply, side 1
V_{CC2}	16	—	Power supply, side 2

8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾⁽³⁾

		MIN	MAX	UNIT
Supply Voltage	V _{CC1} to GND1	-0.5	6	V
	V _{CC2} to GND2	-0.5	6	
Input/Output Voltage	IN _x to GND _x	-0.5	V _{CCX} + 0.5	V
	OUT _x to GND _x	-0.5	V _{CCX} + 0.5	
	EN _x to GND _x	-0.5	V _{CCX} + 0.5	
Output Current	I _o	-15	15	mA
Temperature	Operating junction temperature, T _J		150	°C
	Storage temperature, T _{stg}	-65	150	°C

- Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values
- Maximum voltage must not exceed 6 V.

8.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±6000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±1500	
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test ⁽³⁾⁽⁴⁾	±8000	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

8.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT	
V _{CC1} ⁽¹⁾	Supply Voltage Side 1	2.25		5.5	V	
V _{CC2} ⁽¹⁾	Supply Voltage Side 2	2.25		5.5	V	
V _{IH}	High level Input voltage	0.7 × V _{CC1}		V _{CC1}	V	
V _{IL}	Low level Input voltage	0		0.3 × V _{CC1}	V	
I _{OH}	High level output current	V _{CCO} = 5 V		-4	mA	
		V _{CCO} = 3.3 V		-2	mA	
		V _{CCO} = 2.5 V		-1	mA	
I _{OL}	Low level output current	V _{CCO} = 5 V		4	mA	
		V _{CCO} = 3.3 V		2	mA	
		V _{CCO} = 2.5 V		1	mA	
DR	Data Rate	0		2	Mbps	
T _A	Ambient temperature	V _{CC1} , V _{CC2} = 2.25 V to 3.6 V		-55	125	°C
		V _{CC1} , V _{CC2} = 3.6 V to 5.5 V		-40	125	°C

- V_{CC1} and V_{CC2} can be set independent of one another

8.4 Thermal Information

THERMAL METRIC ⁽¹⁾		ISO7041	UNIT
		DBQ (SOIC)	
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	87.0	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	33.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	49.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	8.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	48.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	—	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

8.5 Power Ratings

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P_D	Maximum power dissipation (both sides)	$V_{CC1} = V_{CC2} = 5.5\text{ V}$, $T_J = 150^\circ\text{C}$, $C_L = 15\text{ pF}$, Input a 1-MHz 50% duty cycle square wave			7.82	mW
P_{D1}	Maximum power dissipation (side-1)				4.46	mW
P_{D2}	Maximum power dissipation (side-2)				3.36	mW

8.6 Insulation Specifications

PARAMETER		TEST CONDITIONS	SPECIFICATIONS	UNIT
			QSOP-16	
IEC 60664-1				
CLR	External clearance ⁽¹⁾	Side 1 to side 2 distance through air	>3.7	mm
CPG	External Creepage ⁽¹⁾	Side 1 to side 2 distance across package surface	>3.7	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	17	µm
CTI	Comparative tracking index	IEC 60112; UL 746A	>600	V
	Material Group	According to IEC 60664-1	I	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-III	
DIN V VDE V 0884-11:2017-01⁽²⁾				
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	566	V _{PK}
V _{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDb) test; See Figure 15	400	V _{RMS}
		DC voltage	566	V _{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)	4242	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50 µs waveform, V _{TEST} = 1.6 × V _{IOSM} = 6400 V _{PK} (qualification)	4000	V _{PK}
q _{pd}	Apparent charge ⁽⁴⁾	Method a: After I/O safety test subgroup 2/3, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.2 × V _{IORM} , t _m = 10 s	≤ 5	pC
		Method a: After environmental tests subgroup 1, V _{ini} = V _{IOTM} , t _{ini} = 60 s; V _{pd(m)} = 1.6 × V _{IORM} , t _m = 10 s	≤ 5	
		Method b1: At routine test (100% production) and preconditioning (type test), V _{ini} = V _{IOTM} , t _{ini} = 1 s; V _{pd(m)} = 1.875 × V _{IORM} , t _m = 1 s	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 × sin(2 πft), f = 1 MHz	~1.5	pF
R _{IO}	Insulation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	Ω
		V _{IO} = 500 V, 100°C ≤ T _A ≤ 150°C	> 10 ¹¹	
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		55/125/21	
UL 1577				
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{ISO} , t = 1 s (100% production)	3000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.

8.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV	CSA/Sira
Plan to certify according to DIN V VDE V 0884-11:2017- 01	Certified according to IEC 60950-1 and IEC 62368-1	Plan to certify according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011	Plan to certify according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A2:2013	Plan to certify for use in intrinsic safety (IS) to IS applications under ATEX and IECEx
Maximum transient isolation voltage, 4242 V _{PK} ; Maximum repetitive peak isolation voltage, 566 V _{PK} ; Maximum surge isolation voltage, 4000 V _{PK}	3000 V _{RMS} insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1- 14 and IEC 62368-1:2014 370 V _{RMS} (DBQ-16) maximum working voltage (pollution degree 2, material group I)	Single protection, 3000 V _{RMS}	Basic insulation, Altitude ≤ 5000 m, Tropical Climate, 250 V _{RMS} maximum working voltage	3000 V _{RMS} insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 300 V _{RMS} 3000 V _{RMS} insulation per EN 60950-1:2006/A2:2013 up to working voltage of 370 V _{RMS}	ATEX: EN 60079-0:2012+A11:2013 and EN 60079-11:2012 IECEX: IEC 60079-0:2011 (6th Ed) and IEC60079-11:2011 (6th Ed) II 1G Ex ia IIC Ga
Certificate planned	Certificate planned	Certificate planned	Certificate planned	Certificate planned	Certificate planned

8.8 Safety Limiting Values

Safety limiting⁽¹⁾ intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
16-QSOP PACKAGE						
I _S	Safety input, output, or supply current	R _{θJA} = 87°C/W, V _I = 5.5 V, T _J = 150°C, T _A = 25°C			261	mA
		R _{θJA} = 87°C/W, V _I = 3.6 V, T _J = 150°C, T _A = 25°C			399	mA
		R _{θJA} = 87°C/W, V _I = 2.75 V, T _J = 150°C, T _A = 25°C			522	
P _S	Safety input, output, or total power	R _{θJA} = 87°C/W, T _J = 150°C, T _A = 25°C			1435	mW
T _S	Maximum safety temperature				150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, R_{θJA}, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum allowed junction temperature.}$$

$$P_S = I_S \times V_I, \text{ where } V_I \text{ is the maximum input voltage.}$$

8.9 Electrical Characteristics 5V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT+(IN)}$	Rising input switching threshold				$0.7 \times V_{CCI}^{(1)}$	V
$V_{IT-(IN)}$	Falling input switching threshold		$0.3 \times V_{CCI}$			V
V_{OH}	High-level output voltage	$I_{OH} = -4 \text{ mA}$	$V_{CCO} - 0.4$			V
V_{OL}	Low-level output voltage	$I_{OL} = 4 \text{ mA}$			0.4	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$			V
I_{IH}	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx			1	μA
I_{IL}	Low-level input current	$V_{IL} = 0 \text{ V}$ at INx	-1			μA
CMTI	Common mode transient immunity	$V_I = V_{CC}$ or 0 V, $V_{CM} = 1200 \text{ V}$	50	100		kV/us
C_i	Input Capacitance ⁽²⁾	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1 \text{ MHz}$, $V_{CC} = 5 \text{ V}$		2		pF

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

8.10 Supply Current Characteristics 5V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7041						
Supply current - DC signal	Refresh disable	I_{CC1}		6.2	14.3	μA
		I_{CC2}		10.1	18.5	μA
	Refresh enable $V_I = V_{CC1}$ (ISO7041); $V_I = 0 \text{ V}$ (ISO7041 with F suffix)	I_{CC1}		8.2	16.7	μA
		I_{CC2}		10.8	18.5	μA
	Refresh enable $V_I = 0 \text{ V}$ (ISO7041); $V_I = V_{CC1}$ (ISO7041 with F suffix)	I_{CC1}		9.5	19.9	μA
		I_{CC2}		11.3	19.5	μA
Supply current - AC signal	Refresh disable 10 kbps, No Load	I_{CC1}		6.7	19.7	μA
		I_{CC2}		11.8	20.6	μA
	Refresh disable 100 kbps, No Load	I_{CC1}		37.1	57.4	μA
		I_{CC2}		25.8	37.7	μA
	Refresh disable 1 Mbps, No Load	I_{CC1}		340.5	436.1	μA
		I_{CC2}		167.0	211.1	μA
	Refresh enable 10 kbps, No Load	I_{CC1}		10.6	20.8	μA
		I_{CC2}		11.9	20.4	μA
	Refresh enable 100 kbps, No Load	I_{CC1}		37.1	57.4	μA
		I_{CC2}		25.8	37.7	μA
	Refresh enable 1 Mbps, No Load	I_{CC1}		338.3	436.1	μA
		I_{CC2}		166.0	211.1	μA
Total Supply Current Per Channel, Refresh Disabled	DC Signal	$I_{CC1(ch)} + I_{CC2(ch)}$		4.1	7.4	μA
	10 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		5.9	10.7	μA
	100 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		17.4	23.4	μA
	1 Mbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		137.0	164.5	μA

Supply Current Characteristics 5V Supply (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Total Supply Current Per Channel, Refresh Enabled	$V_I = V_{CC1}$ (ISO7041); $V_I = 0$ V (ISO7041 with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$		4.8	8.5	μ A
	$V_I = 0$ V (ISO7041); $V_I = V_{CC1}$ (ISO7041 with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$		5.3	9.6	μ A
	10 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		5.7	10.4	μ A
	100 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		16.4	22.3	μ A
	1 Mbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		125.9	154.0	μ A

8.11 Electrical Characteristics 3.3V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT+(IN)}$	Rising input switching threshold				$0.7 \times V_{CC1}^{(1)}$	V
$V_{IT-(IN)}$	Falling input switching threshold		$0.3 \times V_{CC1}$			V
V_{OH}	High-level output voltage	$I_{OH} = -2\text{mA}$	$V_{CC0} - 0.3$	$V_{CC0} - 0.2$		V
V_{OL}	Low-level output voltage	$I_{OL} = 2\text{mA}$		0.2	0.3	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$			V
I_{IH}	High-level input current	$V_{IH} = V_{CC1}^{(1)}$ at INx			1	μA
I_{IL}	Low-level input current	$V_{IL} = 0\text{ V}$ at INx	-1			μA
CMTI	Common mode transient immunity	$V_I = V_{CC}$ or 0 V , $V_{CM} = 1200\text{ V}$	50	100		kV/us
C_i	Input Capacitance ⁽²⁾	$V_I = V_{CC}/2 + 0.4 \times \sin(2\pi ft)$, $f = 1\text{ MHz}$, $V_{CC} = 3.6\text{ V}$		2		pF

(1) V_{CC1} = Input-side V_{CC} ; V_{CC0} = Output-side V_{CC}

(2) Measured from input pin to same side ground.

8.12 Supply Current Characteristics 3.3V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7041						
Supply current - DC signal	Refresh disable	I_{CC1}		5.1	8.8	μA
		I_{CC2}		8.9	14.0	μA
	Refresh enable $V_I = V_{CC1}$ (ISO7041); $V_I = 0\text{ V}$ (ISO7041 with F suffix)	I_{CC1}		6.8	12.2	μA
		I_{CC2}		9.6	14.0	μA
	Refresh enable $V_I = 0\text{ V}$ (ISO7041); $V_I = V_{CC1}$ (ISO7041 with F suffix)	I_{CC1}		8.1	14.8	μA
		I_{CC2}		10.0	15.6	μA
Supply current - AC signal	Refresh disable 10 kbps, No Load	I_{CC1}		7.9	13.7	μA
		I_{CC2}		10.4	15.9	μA
	Refresh disable 100 kbps, No Load	I_{CC1}		35.9	48.3	μA
		I_{CC2}		22.7	31.4	μA
	Refresh disable 1 Mbps, No Load	I_{CC1}		316.4	395.7	μA
		I_{CC2}		147.2	188.2	μA
	Refresh enable 10 kbps, No Load	I_{CC1}		9.8	16.4	μA
		I_{CC2}		10.5	16.2	μA
	Refresh enable 100 kbps, No Load	I_{CC1}		35.9	48.3	μA
		I_{CC2}		22.7	31.4	μA
	Refresh enable 1 Mbps, No Load	I_{CC1}		315.3	395.7	μA
		I_{CC2}		146.2	188.2	μA
Total Supply Current Per Channel, Refresh Disabled	DC Signal	$I_{CC1(ch)} + I_{CC2(ch)}$		3.5	5.7	μA
	10 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		5.2	8.2	μA
	100 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		14.8	19.2	μA
	1 Mbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		115.7	138.7	μA

Supply Current Characteristics 3.3V Supply (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
Total Supply Current Per Channel, Refresh Enabled	$V_I = V_{CC1}$ (ISO7041); $V_I = 0$ V (ISO7041 with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$		4.2	6.8	μ A
	$V_I = 0$ V (ISO7041); $V_I = V_{CC1}$ (ISO7041 with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$		4.6	7.7	μ A
	10 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		5.2	8.2	μ A
	100 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		14.8	19.2	μ A
	1 Mbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		115.7	138.7	μ A

8.13 Electrical Characteristics 2.5V Supply

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IT+(IN)}$	Rising input switching threshold				$0.7 \times V_{CC1}^{(1)}$	V
$V_{IT-(IN)}$	Falling input switching threshold		$0.3 \times V_{CC1}$			V
V_{OH}	High-level output voltage	$I_{OH} = -1\text{mA}$	$V_{CC0} - 0.2$			V
V_{OL}	Low-level output voltage	$I_{OL} = 1\text{mA}$			0.2	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CC1}$			V
I_{IH}	High-level input current	$V_{IH} = V_{CC1}^{(1)}$ at INx			1	μA
I_{IL}	Low-level input current	$V_{IL} = 0\text{V}$ at INx	-1			μA
CMTI	Common mode transient immunity	$V_I = V_{CC}$ or 0V , $V_{CM} = 1200\text{V}$	50	100		kV/us

(1) V_{CC1} = Input-side V_{CC} ; V_{CC0} = Output-side V_{CC}

8.14 Supply Current Characteristics 2.5V Supply

over operating free-air temperature range (unless otherwise noted)



PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7041						
Supply current - DC signal	Refresh disable	I_{CC1}		4.7	8.2	μA
		I_{CC2}		8.6	13.0	μA
	Refresh enable $V_I = V_{CC1}$ (ISO7041); $V_I = 0\text{V}$ (ISO7041 with F suffix)	I_{CC1}		6.4	10.9	μA
		I_{CC2}		9.2	13.0	μA
Supply current - AC signal	Refresh disable 10 kbps, No Load	I_{CC1}		8.2	12.2	μA
		I_{CC2}		10.0	14.8	μA
	Refresh disable 100 kbps, No Load	I_{CC1}		34.7	44.5	μA
		I_{CC2}		21.3	29.0	μA
	Refresh disable 1 Mbps, No Load	I_{CC1}		301.5	367.4	μA
		I_{CC2}		137.0	173.3	μA
	Refresh enable 10 kbps, No Load	I_{CC1}		9.9	14.6	μA
		I_{CC2}		10.0	15.9	μA
	Refresh enable 100 kbps, No Load	I_{CC1}		34.7	44.5	μA
		I_{CC2}		21.3	29.0	μA
	Refresh enable 1 Mbps, No Load	I_{CC1}		304.8	367.4	μA
		I_{CC2}		136.0	173.3	μA
Total Supply Current Per Channel, Refresh Disabled	DC Signal	$I_{CC1(ch)} + I_{CC2(ch)}$		3.3	5.3	μA
	10 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		5.0	7.5	μA
	100 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		14.0	17.6	μA
	1 Mbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		110.0	127.1	μA
Total Supply Current Per Channel, Refresh Enabled	$V_I = V_{CC1}$ (ISO7041); $V_I = 0\text{V}$ (ISO7041 with F suffix)	$I_{CC1(ch)} + I_{CC2(ch)}$		4.0	6.2	μA
		$I_{CC1(ch)} + I_{CC2(ch)}$		4.4	7.0	μA
	10 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		5.0	7.5	μA
	100 kbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		14.0	17.6	μA
	1 Mbps, No Load	$I_{CC1(ch)} + I_{CC2(ch)}$		110	127.1	μA

8.15 Switching Characteristics

$V_{CC1}, V_{CC2} = 2.25\text{ V to }5.5\text{ V}$ (over recommended operating conditions unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{PLH}, t_{PHL}	Propagation delay time	See 图 9		140	165	ns
$t_{P(dft)}$	Propagation delay drift			15		ps/°C
t_{UI}	Minimum pulse width	See 图 9	500			ns
PWD	Pulse width distortion				10	ns
$t_{sk(o)}$	Channel to channel output skew time	Same-direction channels			10	ns
		Opposite-direction channels			10	ns
$t_{sk(p-p)}$	Part to part skew time				70	ns
t_r	Output signal rise time	See 图 9			5	ns
t_f	Output signal fall time				5	ns
t_{DO}	Default output delay time from input power loss	Refresh enabled, See 图 10		400	750	us
t_{PU}	Time from UVLO to valid output data		1		5	ms
F_R	Refresh rate		5	10		kbps

8.16 Insulation Characteristics Curves



8.17 Typical Characteristics




图 3. ISO7041 Supply Current vs Data Rate at 2.5 V (With No Load)




图 4. ISO7041 Supply Current vs Data Rate at 2.5 V (With 15-pF Load)




图 5. ISO7041 Supply Current vs Data Rate at 3.3 V (With No Load)




图 6. ISO7041 Supply Current vs Data Rate at 3.3 V (With 15-pF Load)




图 7. ISO7041 Supply Current vs Data Rate at 5 V (With No Load)






图 8. ISO7041 Supply Current vs Data Rate at 5 V (With 15-pF Load)

9 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: $PRR \leq 50$ kHz, 50% duty cycle, $t_r \leq 3$ ns, $t_f \leq 3$ ns, $Z_O = 50 \Omega$. At the input, 50Ω resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

图 9. Switching Characteristics Test Circuit and Voltage Waveforms



- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.
- B. Power Supply Ramp Rate = 10 mV/ns

图 10. Default Output Delay Time Test Circuit and Voltage Waveforms



- A. $C_L = 15$ pF and includes instrumentation and fixture capacitance within $\pm 20\%$.

图 11. Common-Mode Transient Immunity Test Circuit

10 Detailed Description

10.1 Overview

The ISO7041 device uses edge encoding of data with an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide isolation barrier. The transmitter uses a high frequency carrier signal to pass data across the barrier representing a signal edge transition. Using this method achieves very low power consumption and high immunity. The receiver demodulates the carrier signal after advanced signal conditioning and produces the output through a buffer stage. For low data rates, a refresh logic option is available to make sure the output state matches the input state. The ENx pins of side A and side B must be tied low to enable refresh or high to disable refresh. Advanced circuit techniques are used to maximize the CMTI performance and minimize the radiated emissions due the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, [Figure 12](#), shows a functional block diagram of a typical channel.

10.2 Functional Block Diagram




Figure 12. Conceptual Block Diagram of a Digital Capacitive Isolator

10.3 Feature Description

10.3.1 Refresh Enable

The ISO7041 uses an edge based encoding scheme to transfer an input signal change across the isolation barrier versus sending across the DC state. consistently validates that the DC output state of each isolator channel matches the DC input state. An internal watchdog timer monitors for activity on the individual inputs and transmits the logic state when there is no input signal transition for more than 100 μ s. This ensures that the input and output state of the isolator always match. Tie both EN1 and EN2 to their respective grounds to enable refresh.

Disable refresh by tying both EN1 and EN2 to their respective VCC power supplies. Disabling refresh will further decrease the power consumption of the device but the DC state is not guaranteed at startup. System level solutions can be implemented to ensure the isolator channel output matches the input at startup. For example, at start up, an immediate full transition of the input signals from high to low and low to high on the individual isolator lines would allow the states of the outputs to properly track the inputs.

Feature Description (接下页)

10.3.2 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO70xx family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

The device has no issue being able to meet either CISPR 22 Class A and CISPR22 Class B standards in an unshielded environment.

10.4 Device Functional Modes

表 2 shows the functional modes for the device.

表 2. Function Table⁽¹⁾

V_{CCI}	V_{CCO}	INPUT (INx) ⁽²⁾	REFRESH ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS
PU	PU	H	L	H	Normal Operation: A channel output assumes the logic state of its input.
		L	L	L	
		X	H	Undetermined	The device needs an input signal transition to validate the output tracks the input state. Without a signal edge transition, the output will be in an undetermined state.
PD	PU	X	L	Default	When V_{CCI} is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for the device without the F suffix and <i>Low</i> for device with the F suffix. When V_{CCI} transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When V_{CCI} transitions from powered-up to unpowered, channel output assumes the selected default state.
			H	Undetermined	When V_{CCI} is unpowered, a channel output assumes the logic state based on the previous state of the output before V_{CCI} powered down.
X	PD	X	L	Undetermined	When V_{CCO} is unpowered, a channel output is undetermined ⁽³⁾ . When V_{CCO} transitions from unpowered to powered-up, a channel output assumes the logic state of the input.
			H	Undetermined	When V_{CCO} is unpowered, a channel output is undetermined ⁽³⁾ . When V_{CCO} transitions from unpowered to powered-up, a channel output assumes the selected default option.
X	X	X	Open	Undetermined	When ENx is unconnected or open, the device output will be in an undetermined and unknown state. ENx must be connected high or low for the device to behave correctly.

(1) V_{CCI} = Input-side V_{CC} ; V_{CCO} = Output-side V_{CC} ; PU = Powered up ($V_{CC} \geq 2.25$ V); PD = Powered down ($V_{CC} \leq 1.54$); X = Irrelevant; H = High level; L = Low level ; Z = High Impedance

(2) A strongly driven input signal can weakly power the floating V_{CC} through an internal protection diode and cause undetermined output.

(3) The outputs are in undetermined state when 2.25 V < V_{CCI} , V_{CCO} < 2.25 V.

10.4.1 Device I/O Schematics




图 13. Device I/O Schematics

11 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The ISO7041 device is an ultra-low power digital isolator. The device uses single-ended CMOS-logic switching technology. The voltage range is from 2.25 V to 5.5 V for both supplies, V_{CC1} and V_{CC2} , and can be set irrespective of one another. When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is, μ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard. See [Isolated power and data interface for low-power applications reference design TI Design](#) for detailed information on designing the ISO70xx in low-power applications.

11.1.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; see [图 14](#) for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm) and a minimum insulation lifetime of 20 years. VDE standard also requires additional safety margin of 20% for working voltage and 87.5% for insulation lifetime which translates into minimum required life time of 37.5 years.

[图 15](#) shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of these devices is 400 VRMS with a lifetime of >100 years. Other factors, such as package size, pollution degree, material group, and so forth can further limit the working voltage of the component. The working voltage of the DBQ-16 package specified up to 400 VRMS. At the lower working voltages, the corresponding insulation barrier life time is much longer.




图 14. Test Setup for Insulation Lifetime Measurement

Application Information (接下页)




图 15. Insulation Lifetime Projection Data

11.2 Typical Application

图 16 shows the isolated serial peripheral interface (SPI).




图 16. Isolated SPI for a Temperature Field Transmitter

Typical Application (接下页)

11.2.1 Design Requirements

To design with these devices, use the parameters listed in 表 3.

表 3. Design Parameters

PARAMETER	VALUE
Supply voltage, V_{CC1} and V_{CC2}	2.25 V to 5.5 V
Decoupling capacitor between V_{CC1} and GND1	0.1 μF
Decoupling capacitor from V_{CC2} and GND2	0.1 μF

11.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the device only require two external bypass capacitors to operate.






图 17. Typical ISO7041 Circuit Hook-up

11.2.3 Application Curves

The following typical eye diagrams of the device indicates wide open eye at the maximum data rate of 2 Mbps.



12 Power Supply Recommendations

Put a 0.1- μ F bypass capacitor at the input and output supply pins (V_{CC1} and V_{CC2}) to make sure that operation is reliable at data rates and supply voltage. Put the capacitors as near to the supply pins as possible. If only one primary-side power supply is available in an application, use a transformer driver to help generate the isolated power for the secondary-side. Texas Instruments recommends the [SN6501](#) device or [SN6505A](#) device. Refer to the [SN6501 Transformer Driver for Isolated Power Supplies data sheet](#) or [SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet](#) for detailed power supply design and transformer selection recommendations.

13 Layout

13.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 20](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/in².
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

Refer to the [Digital Isolator Design Guide](#) for detailed layout recommendations,.

13.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

13.2 Layout Example




Figure 20. Recommended Layer Stack

14 器件和文档支持

14.1 文档支持

14.1.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《数字隔离器设计指南》
- 德州仪器 (TI), 《隔离相关术语》
- 德州仪器 (TI), 《具有集成 PGA 和基准的 ADS1220 4 通道 2kSPS 低功耗 24 位 ADC》数据表
- 德州仪器 (TI), 《具有 UART 接口的 ADS122U04 24 位 4 通道 2kSPS Δ - Σ ADC》数据表
- 德州仪器 (TI), 《具有 PGA 和电压基准的 ADS124S0x 低功耗、低噪声、高集成度、6 通道和 12 通道 4kSPS 24 位 Δ - Σ ADC》数据表
- 德州仪器 (TI), 《用于超低功耗和低功耗应用的独特高效率隔离式直流/直流 转换器》TI 设计
- 德州仪器 (TI), 《SN6501 用于隔离式电源的变压器驱动器》数据表
- 德州仪器 (TI), 《SN6505A 用于隔离式电源的低噪声 1A 变压器驱动器》数据表
- 德州仪器 (TI), 《适用于低功耗 应用的隔离式电源和数据接口参考设计》TI 设计

14.2 接收文档更新通知

要接收文档更新通知, 请导航至 ti.com 上的器件产品文件夹。单击右上角的通知我进行注册, 即可每周接收产品信息更改摘要。有关更改的详细信息, 请查阅已修订文档中包含的修订历史记录。

14.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

14.4 商标

E2E is a trademark of Texas Instruments.

14.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序, 可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级, 大至整个器件故障。精密的集成电路可能更容易受到损坏, 这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

14.6 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

15 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且不会对此文档进行修订。如需获取此数据表的浏览器版本, 请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7041DBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7041	Samples
ISO7041DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7041	Samples
ISO7041FDBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7041F	Samples
ISO7041FDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7041F	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) **MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) **Lead finish/Ball material** - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7041DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7041FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7041DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7041FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0

TUBE


*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
ISO7041DBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7041FDBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4




DBQ0016A

PACKAGE OUTLINE

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



4214846/A 03/2014

NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MO-137, variation AB.

EXAMPLE BOARD LAYOUT


DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

4214846/A 03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司