










## UCC5310, UCC5320, UCC5350, UCC5390


ZHCSGC2F-JUNE 2017-REVISED JANUARY 2019

# UCC53x0 单通道隔离式栅极驱动器

- 特性
- 特性选项
  - 分离输出 (UCC53x0S)
  - 以 GND2 为基准的 UVLO (UCC53x0E)
  - 米勒钳位选项 (UCC53x0M)
- 8 引脚 D (4mm 爬电) 和 DWV (8.5mm 爬电) 封装
- 60ns(典型值)传播延迟
- 100kV/µs 最低 CMTI
- 隔离层寿命达 40 年以上
- 3V 至 15V 输入电源电压
- 高达 33V 的驱动器电源电压 - 8V 和 12V UVLO 选项
- 输入引脚具有负 5V 电压处理能力
- 安全相关认证:
  - 7000V<sub>PK</sub> 隔离 DWV(计划)和 4242V<sub>PK</sub> 隔离 D(符合 DIN V VDE V 0884-11:2017-01 和 DIN EN 61010-1 标准)
  - 5000V<sub>RMS</sub> DWV 和 3000V<sub>RMS</sub> D 隔离等级长达1分钟(符合UL1577标准)
  - 符合 GB4943.1-2011 D和DWV标准的CQC认证(计划)
- CMOS 输入
- 工作温度范围: -40℃ 至 +125℃
- 应用 2
- 电机驱动器
- 高压直流到直流转换器
- UPS 和 PSU
- 混合动力汽车 (HEV) 和电动车 (EV) 电源模块
- 光伏逆变器 ٠

#### 功能框图(S、E和M版本) 4





# 3 说明

UCC53x0 是一系列 单通道隔离式栅极驱动器,用于驱 动 MOSFET、IGBT、SiC MOSFET 和 GaN FET (UCC5350SBD)。UCC53x0S 提供分离输出,可分别 控制上升和下降时间。UCC53x0M 将晶体管的栅极连 接到内部钳位,以防止米勒电流造成假接通。 UCC53x0E 的 UVLO2 以 GND2 为基准, 以获取真实 的 UVLO 读数。


UCC53x0 采用 4mm SOIC-8 (D) 或 8.5mm SOIC-8 (DWV) 封装,可分别支持高达 3kV<sub>RMS</sub> 和 5kV<sub>RMS</sub> 的 隔离电压。凭借这些各种不同的选项, UCC53x0 系列 非常适合电机驱动器和工业电源。

与光耦合器相比, UCC53x0 系列的部件间偏移更低, 传播延迟更小,工作温度更高,并且 CMTI 更高。

	器件信息 <sup>(1)</sup>						
可订购部件号	最低拉电流和灌 电流	说明					
UCC5310MC	2.4A 和 1.1A	米勒钳位					
UCC5320SC	2.4A 和 2.2A	分离输出					
UCC5320EC 2.4A 和 2.2A		UVLO 以 IGBT 发射极为基 准					
UCC5350MC	5A 和 5A	米勒钳位					
UCC5350SB	5A 和 5A	具有 8V UVLO 的分离输出					
UCC5390SC	10A 和 10A	分离输出					
UCC5390EC	10A 和 10A	UVLO 以 IGBT 发射极为基 准					

- (1) 如需了解所有可用封装, 请参阅数据表末尾的可订购产品附 录。
- (2) 有关器件的详细比较,请参见 器件比较表

 $\mathbb{L}_{\underline{V}_{E^{2}}}$ 





E Version

# UCC5310, UCC5320, UCC5350, UCC5390

ZHCSGC2F – JUNE 2017 – REVISED JANUARY 2019

版权 © 2017–2019, Texas Instruments Incorporated

# 目录

1	特性1
2	应用1
3	说明1
4	功能框图(S、E和M版本)1
5	修订历史记录 3
6	Device Comparison Table 4
7	Pin Configuration and Function 5
8	Specifications
	8.1 Absolute Maximum Ratings 6
	8.2 ESD Ratings
	8.3 Recommended Operating Conditions 6
	8.4 Thermal Information 7
	8.5 Power Ratings7
	8.6 Insulation Specifications for D Package
	8.7 Insulation Specifications for DWV Package
	8.8 Safety-Related Certifications For D Package 10
	8.9 Safety-Related Certifications For DWV Package 10
	8.10 Safety Limiting Values 10
	8.11 Electrical Characteristics 11
	8.12 Switching Characteristics 13
	8.13 Insulation Characteristics Curves 14
	8.14 Typical Characteristics 15
9	Parameter Measurement Information 22
	9.1 Propagation Delay, Inverting, and Noninverting

	(	Configuration	22
10	Deta	iled Description	25
	10.1	Overview	25
	10.2	Functional Block Diagram	25
	10.3	Feature Description	27
	10.4	Device Functional Modes	31
11	Appl	ication and Implementation	33
	11.1	Application Information	
	11.2	Typical Application	33
12	Powe	er Supply Recommendations	
13	Layo	out	40
	13.1	Layout Guidelines	
	13.2	Layout Example	
	13.3	PCB Material	
14	器件	和文档支持	44
	14.1	文档支持	44
	14.2	认证	44
	14.3	相关链接	44
	14.4	接收文档更新通知	44
	14.5	社区资源	44
	14.6	商标	44
	14.7	静电放电警告	44
	14.8	术语表	44
15	机械、	、封装和可订购信息	45



www.ti.com.cn



注: 之前版本的页码可能与当前版本有所不同。

#### Changes from Revision E (October 2018) to Revision F

•	己删除 从第 2 个项目中删除了"(UCC5390EC)"。现在有三个已发行的宽体器件	1
•	己添加 在"安全相关认证"中添加了"DIN EN 61010-1"	. 1
•	己添加 在整个"安全相关认证"项目中添加了"(计划)"	. 1
•	己更改 在"说明"中使用开关类型信息更改了"引脚配置和驱动强度 型号"	1
•	Changed creepage and clearance from 9 mm to 8.5 mm in Insulation Specifications and throughout datasheet	. 9
•	Added VDE and CQC certification for D package and UL file number for DWV package	10
•	Changed test condition for V <sub>OH</sub>	11
•	己更改 a minor detail to the UCC53x0M figures	29
•	已更改 typical application circuit for E Version to include capacitors on negative bias	34

#### Changes from Revision D (May 2018) to Revision E

# Changed UCC5310 DWV package from Preview to Final. Changed UCC5320 DWV package from Preview to Final. 4

#### Changes from Revision C (February 2018) to Revision D

• 己更改 将 UCC5390EC 的销售状态从"预览"更改成了"生产"。.....1

#### Changes from Revision B (August 2017) to Revision C

• E	3.更改 最低环境工作温度为 –55℃ 至 –40℃	. 1
Char	nges from Revision A (June 2017) to Revision B Pa	ige
• E	吕添加 在认证部分添加 UL 在线认证目录	44
	已更改 ESD Figure	
	凸删除 Device I/O Figure	
• Ē	已添加 Typical Curves and Test Conditions to include UCC5390 and UCC5350 information	15
• D	Peleted test conditions for Supply Currents	11
	Changed Safety Limiting Values	
	Changed from VDE V 0884-10 to VDE V 0884-11 in insulation specification and safety-related certification table	
• A	dded Minimum Storage Temperature	. 6
• A	dded UCC5350SB to the pin configuration and function	. 5
• E	2.更改 特性、 应用、 说明和功能框图,以包括 E 和 M 版本,以及 DWV 封装信息。	. 1
• Ē	已添加 将 UCC5350SBD、UCC5320SCDWV、UCC5310MCDWV 和 UCC5390ECDWV 器件添加至数据表	. 1

# Changes from Original (June 2017) to Revision A Page • 已删除 从标题中删除了可用于未来 10A 器件的 17A 规格......1

Page

Page

Page

Page




# 6 Device Comparison Table

DEVICE OPTION <sup>(1)</sup>	PACKAGE	MINIMUM SOURCE CURRENT	MINIMUM SINK CURRENT	PIN CONFIGURATION	UVLO	ISOLATION RATING
	D	2.4 A	1.1 A	Millen elemen	12 V	3-kV <sub>RMS</sub>
UCC5310MC	DWV	2.4 A	1.1 A	Miller clamp	IZ V	5-kV <sub>RMS</sub>
UCC5320EC	D	2.4 A	2.2 A	UVLO with reference to GND2	12 V	3-kV <sub>RMS</sub>
110050000	D	2.4.4	2.2 A	Calit autaut	40.14	3-kV <sub>RMS</sub>
UCC5320SC	DWV	2.4 A	2.2 A	Split output	12 V	5-kV <sub>RMS</sub>
UCC5350MC	D	5 A	5 A	Miller clamp	12 V	3-kV <sub>RMS</sub>
UCC5350SB	D	5 A	5 A	Split Output	8 V	3-kV <sub>RMS</sub>
UCC5390EC	D	10.4	10.4	UVLO with reference	40.14	3-kV <sub>RMS</sub>
	DWV	10 A	10 A	0 A to GND2	12 V	5-kV <sub>RMS</sub>
UCC5390SC	D	10 A	10 A	Split output	12 V	3-kV <sub>RMS</sub>

(1) The S, E, and M suffixes are part of the orderable part number. See the *机械、封装和可订购信息* section for the full orderable part number.



# 7 Pin Configuration and Function



## **Pin Functions**

PIN						
NAME		NO.		TYPE	DESCRIPTION	
NAME	UCC53x0S	UCC53x0M	UCC53x0E			
CLAMP	—	7	_	Ι	Active Miller-clamp input found on the UCC53x0M used to prevent false turnon of the power switches.	
GND1	4	4	4	G	Input ground. All signals on the input side are referenced to this ground.	
GND2	_		7	G	Gate-drive common pin. Connect this pin to the IGBT emitter. UVLO referenced to GND2 in the UCC53x0E.	
IN+	2	2	2	I	Noninverting gate-drive voltage-control input. The IN+ pin has a CMOS input threshold. This pin is pulled low internally if left open. Use 表 4 to understand the input and output logic of these devices.	
IN–	3	3	3	I	Inverting gate-drive voltage control input. The IN– pin has a CMOS input threshold. This pin is pulled high internally if left open. Use $\frac{1}{5}$ 4 to understand the input and output logic of these devices.	
OUT	—	6	6	0	Gate-drive output for UCC53x0E and UCC53x0M versions.	
OUTH	6	_	_	0	Gate-drive pullup output found on the UCC53x0S.	
OUTL	7	_	_	0	Gate-drive pulldown output found on the UCC53x0S.	
V <sub>CC1</sub>	1	1	1	Ρ	Input supply voltage. Connect a locally decoupled capacitor to GND. Use a low-ESR or ESL capacitor located as close to the device as possible.	
V <sub>CC2</sub>	5	5	5	Р	Positive output supply rail. Connect a locally decoupled capacitor to $V_{EE2}$ . Use a low-ESR or ESL capacitor located as close to the device as possible.	
V <sub>EE2</sub>	8	8	8	Ρ	Negative output supply rail for E version, and GND for S and M versions. Connect a locally decoupled capacitor to GND2 for E version. Use a low- ESR or ESL capacitor located as close to the device as possible.	

## 8 Specifications

## 8.1 Absolute Maximum Ratings

Over operating free air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input bias pin supply voltage	V <sub>CC1</sub> – GND1	GND1 – 0.3	18	V
Driver bias supply	$V_{CC2} - V_{EE2}$	-0.3	35	V
V <sub>EE2</sub> bipolar supply voltage for E version	V <sub>EE2</sub> – GND2	-17.5	0.3	V
Output signal voltage	$V_{OUTH} - V_{EE2}, V_{OUTL} - V_{EE2}, V_{OUT} - V_{EE2}, V_{CLAMP} - V_{EE2}$	V <sub>EE2</sub> – 0.3	V <sub>CC2</sub> + 0.3	V
Input signal voltage	$V_{IN+} - GND1, V_{IN-} - GND1$	GND1 – 5	V <sub>CC1</sub> + 0.3	V
Junction temperature, T <sub>J</sub> <sup>(2)</sup>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) To maintain the recommended operating conditions for T<sub>J</sub>, see the Thermal Information.

## 8.2 ESD Ratings

			VALUE	UNIT
	Flootroototio	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±1500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 8.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CC1</sub>	Supply voltage, input side	3	15	V
V <sub>CC2</sub>	Positive supply voltage output side (V <sub>CC2</sub> – V <sub>EE2</sub> ), UCC53x0	13.2	33	V
V <sub>CC2</sub>	Positive supply voltage output side (V <sub>CC2</sub> – V <sub>EE2</sub> ), UCC5350SBD	9.5	33	V
$V_{\text{EE2}}$	Bipolar supply voltage for E version (V <sub>EE2</sub> – GND2), UCC53x0	-16	0	V
V <sub>SUP2</sub>	Total supply voltage output side (V <sub>CC2</sub> – V <sub>EE2</sub> ), UCC53x0	13.2	33	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

## 8.4 Thermal Information

		UCC		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	DWV (SOIC)	UNIT
		8 PINS	8 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	109.5	119.8	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	43.1	64.1	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	51.2	65.4	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	18.3	37.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	50.7	63.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 8.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
D Package								
PD	Maximum power dissipation on input and output	V <sub>CC1</sub> = 15 V, V <sub>CC2</sub> = 15 V, f = 2.1-MHz,			1.14	W		
P <sub>D1</sub>	Maximum input power dissipation	50% duty cycle, square wave, 2.2-nF load			0.05	W		
P <sub>D2</sub>	Maximum output power dissipation				1.09	W		
DWV P	Package							
P <sub>D</sub>	Maximum power dissipation on input and output	V <sub>CC1</sub> = 15 V, V <sub>CC2</sub> = 15 V, f = 1.9-MHz,			1.04	W		
P <sub>D1</sub>	Maximum input power dissipation	50% duty cycle, square wave, 2.2-nF load			0.05	W		
P <sub>D2</sub>	Maximum output power dissipation				0.99	W		

## UCC5310, UCC5320, UCC5350, UCC5390

ZHCSGC2F-JUNE 2017-REVISED JANUARY 2019

## 8.6 Insulation Specifications for D Package

www.ti.com.cn

PARAMETER		TEST CONDITIONS	VALUE	
	FARAMETER	TEST CONDITIONS	D	UNIT
CLR	External Clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 4	mm
CPG	External Creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	≥ 4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 21	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material Group	According to IEC 60664–1	I	
o 1/	150 00004 4	Rated mains voltage ≤ 150 VRMS	I-IV	
Overvoltag	e category per IEC 60664-1	Rated mains voltage ≤ 300 <sub>VRMS</sub>	-	
din v vde	E 0884–11: 2017–01 <sup>(2)</sup>			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	990	V <sub>PK</sub>
V <sub>IOWM</sub>	Maximum isolation working voltage	AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test;	700	V <sub>RMS</sub>
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification) ; $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1 s (100% production)	4242	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50- $\mu$ s waveform, V <sub>TEST</sub> = 1.3 × V <sub>IOSM</sub> (qualification)	4242	V <sub>PK</sub>
	Apparent charge <sup>(4)</sup>	$ \begin{array}{l} \mbox{Method a: After I/O safety test subgroup 2/3,} \\ V_{ini} = V_{IOTM}, t_{ini} = 60 \ s \\ V_{pd(m)} = 1.2 \ x \ V_{IORM}, t_m = 10 \ s \end{array} $	≤ 5	
q <sub>pd</sub>		Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 s;$ $V_{pd(m)} = 1.2 \times V_{IORM}, t_m = 10 s$	≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = 1.2 \times V_{IOTM}$ , $t_{ini} = 1 \text{ s}$ ; $V_{pd(m)} = 1.5 \times V_{IORM}$ , $t_m = 1 \text{ s}$	≤5	
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \times sin (2\pi ft), f = 1 MHz$	1.2	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>	
R <sub>IO</sub>	Isolation resistance, input to output <sup>(5)</sup>	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{A} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω
	ouput	V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577		i l		
V <sub>ISO</sub>	Withstand isolation voltage	$V_{\text{TEST}} = V_{\text{ISO}}, t = 60 \text{ s (qualification)}; V_{\text{TEST}} = 1.2 \text{ x}$ $V_{\text{ISO}}, t = 1 \text{ s (100\% production)}$	3000	V <sub>RMS</sub>

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
(2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-pin device.



ZHCSGC2F-JUNE 2017-REVISED JANUARY 2019

www.ti.com.cn

## 8.7 Insulation Specifications for DWV Package

PARAMETER		TEST CONDITIONS	VALUE		
	PARAMETER	TEST CONDITIONS	DWV	UNIT	
CLR	External Clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	≥ 8.5	mm	
CPG	External Creepage <sup>(1)</sup>	Shortest pin–to-pin distance across the package surface	≥ 8.5	mm	
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 21	μm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V	
	Material Group	According to IEC 60664-1	I		
Overvelter	ge category per IEC 60664-1	Rated mains voltage ≤ 600 <sub>VRMS</sub>	1-111		
Overvoita	ge category per IEC 60664-1	Rated mains voltage ≤ 1000 <sub>VRMS</sub>	I-II		
DIN V VD	E 0884–11: 2017–01 <sup>(2)</sup>				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V <sub>PK</sub>	
V <sub>IOWM</sub>	Maximum isolation working	AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test	1500	V <sub>RMS</sub>	
	voltage	DC Voltage	2121	V <sub>DC</sub>	
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification) ; $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1 s (100% production)	7000	V <sub>PK</sub>	
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50- $\mu$ s waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (qualification)	8000	V <sub>PK</sub>	
		$ \begin{array}{l} \mbox{Method a: After I/O safety test subgroup 2/3,} \\ V_{ini} = V_{IOTM}, t_{ini} = 60 \ s \\ V_{pd(m)} = 1.2 \ x \ V_{IORM}, t_m = 10 \ s \end{array} $	≤ 5		
q <sub>pd</sub>	Apparent charge <sup>(4)</sup>	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}, t_{ini} = 60 s;$ $V_{pd(m)} = 1.6 \times V_{IORM}, t_m = 10 s$	≤ 5	рС	
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = 1.2 \times V_{IOTM}$ , $t_{ini} = 1 \text{ s}$ ; $V_{pd(m)} = 1.875 \times V_{IORM}$ , $t_m = 1 \text{ s}$	≤ 5		
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(5)</sup>	$V_{IO} = 0.4 \times sin (2\pi ft), f = 1 MHz$	1.2	pF	
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>		
R <sub>IO</sub>	Isolation resistance, input to output <sup>(5)</sup>	$V_{IO} = 500 \text{ V}, \ 100^{\circ}\text{C} \le \text{T}_{A} \le 125^{\circ}\text{C}$	> 10 <sup>11</sup>	Ω	
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	> 10 <sup>9</sup>		
	Pollution degree		2		
	Climatic category		40/125/21		
UL 1577					
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production)	5000	V <sub>RMS</sub>	

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

(3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

(4) Apparent charge is electrical discharge caused by a partial discharge (pd).

(5) All pins on each side of the barrier tied together creating a two-pin device.

ZHCSGC2F-JUNE 2017-REVISED JANUARY 2019

## 8.8 Safety-Related Certifications For D Package

VDE	UL	CQC
Certified according to DIN V VDE V 0884–11:2017–01 and DIN EN 61010-1 (VDE 0411-1):2011-07	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1–2011
Basic Insulation Maximum Transient Isolation Overvoltage, 4242 V <sub>PK</sub> ; Maximum Repetitive Peak Voltage, 990 V <sub>PK</sub> ; Maximum Surge Isolation Voltage, 4242 V <sub>PK</sub>	Single protection, 3000 $V_{RMS}$	Basic Insulation, Altitude ≤ 5000m, Tropical Climate, 700 V <sub>RMS</sub> Maximum Working Voltage
Certificate Number: 40047657	File Number: E181974	Certification number: CQC18001199354

## 8.9 Safety-Related Certifications For DWV Package

VDE	UL	CQC
Plan to certify according to DIN V VDE V 0884–11:2017–01 and DIN EN 61010-1	Recognized under UL 1577 Component Recognition Program	Plan to certify according to GB 4943.1–2011
Reinforced Insulation Maximum Transient isolation Overvoltage, 7000 V <sub>PK</sub> ; Maximum Repetitive Peak Isolation Voltage, 2121 V <sub>PK</sub> ; Maximum Surge Isolation Voltage, 8000 V <sub>PK</sub>	Single protection, 5000 $V_{RMS}$	Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate
Certification planned	File Number: E181974	Certification planned

## 8.10 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
D PAC	KAGE						
	Safety output supply	R <sub>0JA</sub> = 109.5°C/W, V <sub>CC2</sub> = 15 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, Output set supply see $\mathbb{E}$ 1				73	mA
I <sub>S</sub>	current	$R_{\theta JA}$ = 109.5°C/W, V <sub>CC2</sub> = 30 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see  1	Output side			36	ma
			Input side			0.05	
$P_S$	Safety output supply power	$R_{\theta JA} = 109.5^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C, \text{ see } \mathbb{8}$ 3	Output side			1.09	W
	ponor		Total			1.14	
Τs	Maximum safety temperature <sup>(1)</sup>					150	°C
DWV F	ACKAGE	•					
	Safety input, output,	$\begin{array}{c} R_{RJA} = 119.8^{\circ}C/W, \ V_{I} = 15 \ V, \ T_{J} = 150^{\circ}C, \ T_{A} = 25^{\circ}C, \ see \\ \hline Output \ side \end{array}$				66	
I <sub>S</sub>	or supply current	$R_{\theta,JA} = 119.8^{\circ}C/W, V_{I} = 30 V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C, \text{ see}$ $\boxed{8} 2$	Output side			33	mA
			Input side			0.05	
$P_S$	Safety input, output, or total power	$R_{\theta JA} = 119.8^{\circ}C/W, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C, see $ 8 4	Output side			0.99	W
0			Total			1.04	
Τs	Maximum safety temperature <sup>(1)</sup>					150	°C

(1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance,  $R_{\theta JA}$ , in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



## 8.11 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
SUPPLY CU	RRENTS					
I <sub>VCC1</sub>	Input supply quiescent current			1.67	2.4	mA
I <sub>VCC2</sub>	Output supply quiescent current			1.1	1.8	mA
SUPPLY VO	LTAGE UNDERVOLTAGE THRE	SHOLDS	I			
V <sub>IT+(UVLO1)</sub>	VCC1 Positive-going UVLO threshold voltage			2.6	2.8	V
V <sub>IT- (UVLO1)</sub>	VCC1 Negative-going UVLO threshold voltage		2.4	2.5		V
V <sub>hys(UVLO1)</sub>	VCC1 UVLO threshold hysteresis			0.1		V
UCC5310MC	, UCC5320SC,UCC5320EC,UCC	5390SC,UCC5390EC, and UCC5350MC	UVLO THRESH	IOLDS (12-V	UVLO Versio	on)
V <sub>IT+(UVLO2)</sub>	VCC2 Positive-going UVLO threshold voltage			12	13	V
V <sub>IT-(UVLO2)</sub>	VCC2 Negative-going UVLO threshold voltage		10.3	11		V
V <sub>hys(UVLO2)</sub>	VCC2 UVLO threshold voltage hysteresis			1		V
UCC5350SB	UVLO THRESHOLD (8-V UVLO	Version)				
V <sub>IT+(UVLO2)</sub>	VCC2 Positive-going UVLO threshold voltage			8.7	9.4	V
V <sub>IT-(UVLO2)</sub>	VCC2 Negative-going UVLO threshold voltage		7.3	8.0		V
V <sub>hys(UVLO2)</sub>	VCC2 UVLO threshold voltage hysteresis			0.7		V
LOGIC I/O			•			
V <sub>IT+(IN)</sub>	Positive-going input threshold voltage (IN+, IN–)			0.55 × V <sub>CC1</sub>	$0.7 \times V_{CC1}$	V
V <sub>IT-(IN)</sub>	Negative-going input threshold voltage (IN+, IN–)		0.3 × V <sub>CC1</sub>	0.45 × V <sub>CC1</sub>		V
V <sub>hys(IN)</sub>	Input hysteresis voltage (IN+, IN–)			0.1 × V <sub>CC1</sub>		V
I <sub>IH</sub>	High-level input leakage at IN+	$IN+ = V_{CC1}$		40	240	μA
	Low lovel input lookage at IN	IN– = GND1	-240	-40		
IIL	Low-level input leakage at IN-	IN- = GND1 - 5 V	-310	-80		μA
GATE DRIVE	ER STAGE					
V <sub>OH</sub>	High-level output voltage (VCC2 - OUT) and (VCC2 - OUTH)	I <sub>OUT</sub> = -20 mA	100	240		mV
		UCC5320SC and UCC5320EC, IN+ = low, IN- = high; $I_0 = 20 \text{ mA}$	9.4	13		
N/	Low level output voltage (OUT	UCC5310MC, IN+ = low, IN- = high; I <sub>O</sub> = 20 mA	17	26		
V <sub>OL</sub>	and OUTL)	UCC5390SC and UCC5390EC, IN+ = low, IN- = high; I <sub>O</sub> = 20 mA	2	3		mV
		UCC5350MC and UCC5350SB, IN+ = low, IN- = high; I <sub>O</sub> = 20 mA	5	7		

ZHCSGC2F - JUNE 2017 - REVISED JANUARY 2019



www.ti.com.cn

## **Electrical Characteristics (continued)**

 $V_{CC1} = 3.3 \text{ V or } 5 \text{ V}, 0.1 \text{-}\mu\text{F}$  capacitor from  $V_{CC1}$  to GND1,  $V_{CC2} = 15 \text{ V}, 1 \text{-}\mu\text{F}$  capacitor from  $V_{CC2}$  to  $V_{EE2}$ ,  $C_L = 100 \text{-}p\text{F}, T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		UCC5320SC and UCC5320EC, IN+ = high, IN– = low	2.4	4.3		
		UCC5310MC, IN+ = high, IN- = low	2.4	4.3		
I <sub>OH</sub>	Peak source current	UCC5390SC and UCC5390EC, IN+ = high, IN– = low	10	17		A
		UCC5350MC, IN+ = high, IN– = low	5	10		
		UCC5350SB IN+ = high, IN– = low	5	8.5		
		UCC5320SC and UCC5320EC, IN+ = low, IN- = high	2.2	4.4		
		UCC5310MC, IN+ = low, IN- = high	1.1	2.2		
I <sub>OL</sub>	Peak sink current	UCC5390SC and UCC5390EC, IN+ = low, IN– = high	10	17		A
		UCC5350MC, IN+ = low, IN- = high	5	10		
		UCC5350SB IN+ = low, IN- = high	5	10		
ACTIVE MIL	LER CLAMP (UCC53xxM only)					
V <sub>CLAMP</sub>	Low-level clamp voltage	UCC5310MC, $I_{CLAMP} = 20 \text{ mA}$		26	50	mV
V CLAMP	Low-level clamp voltage	UCC5350MC, $I_{CLAMP} = 20 \text{ mA}$		7	10	IIIV
1	Clamp low-level current	UCC5310MC, $V_{CLAMP} = V_{EE2} + 15 V$	1.1	2.2		А
I <sub>CLAMP</sub>		UCC5350MC, $V_{CLAMP} = V_{EE2} + 15 V$	5	10		A
	Clamp low-level current for	UCC5310MC, $V_{CLAMP} = V_{EE2} + 2 V$	0.7	1.5		А
I <sub>CLAMP(L)</sub>	low output voltage	UCC5350MC, $V_{CLAMP} = V_{EE2} + 2 V$	5	10		Α
V <sub>CLAMP-TH</sub>	Clamp threshold voltage	UCC5310MC and UCC5350MC		2.1	2.3	V
SHORT CIR	CUIT CLAMPING					
V <sub>CLP-OUT</sub>	Clamping voltage (V <sub>OUTH</sub> – V <sub>CC2</sub> or V <sub>OUT</sub> –V <sub>CC2</sub> )	IN+ = high, IN- = low, $t_{CLAMP}$ = 10 µs, I <sub>OUTH</sub> or I <sub>OUT</sub> = 500 mA		1	1.3	V
V <sub>CLP-OUT</sub>	Clamping voltage	IN+ = low, IN- = high, $t_{CLAMP}$ = 10 µs, I <sub>CLAMP</sub> or I <sub>OUTL</sub> = -500 mA		1.5		
	(V <sub>EE2</sub> – V <sub>OUTL</sub> or V <sub>EE2</sub> – V <sub>CLAMP</sub> or V <sub>EE2</sub> – V <sub>OUT</sub> )	IN+ = Iow, IN- = high, $I_{CLAMP} \text{ or } I_{OUTL} = -20 \text{ mA}$		0.9	1	V
ACTIVE PUI	LLDOWN	•			1	
V <sub>OUTSD</sub>	Active pulldown voltage on OUTL, CLAMP, OUT	$I_{OUTL}$ or $I_{OUT} = 0.1 \times I_{OUTL(typ)}$ , $V_{CC2} = open$		1.8	2.5	V



## 8.12 Switching Characteristics

 $V_{CC1}$  = 3.3 V or 5 V, 0.1-µF capacitor from  $V_{CC1}$  to GND1,  $V_{CC2}$ = 15 V, 1-µF capacitor from  $V_{CC2}$  to  $V_{EE2}$ ,  $T_A$  = -40°C to +125°C, (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
•	Output signal rise time	UCC5320SC, UCC5320EC, and UCC5310MC, $C_{LOAD} = 1 \text{ nF}$		12	28	ns
t <sub>r</sub>	Output-signal rise time	UCC5390SC, UCC5350SB, UCC5390EC, and UCC5350MC, $C_{LOAD} = 1 \text{ nF}$		10	26	ns
		UCC5320SC and UCC5320EC, $C_{LOAD} = 1 \text{ nF}$		10	25	ns
t <sub>f</sub>	Output-signal fall time	UCC5310MC, $C_{LOAD} = 1 \text{ nF}$		10	26	ns
4		UCC5390SC, UCC5350SB, UCC5390EC, and UCC5350MC, $C_{LOAD} = 1 \text{ nF}$		10	22	ns
		UCC5320SC and UCC5320EC, C <sub>LOAD</sub> = 100 pF		60	72	ns
t <sub>PLH</sub>	Propagation delay (default versions), high	UCC5310MC, C <sub>LOAD</sub> = 100 pF		60	75	ns
	(deradit versions), high	UCC5390SC, UCC5350SB, UCC5390EC, and UCC5350MC, $C_{LOAD} = 100 \text{ pF}$		65	100	ns
	Propagation delay (default versions), low	UCC5320CS and UCC5320EC, C <sub>LOAD</sub> = 100 pF		60	75	ns
t <sub>PHL</sub>		UCC5310MC, C <sub>LOAD</sub> = 100 pF		60	75	ns
		UCC5390SC, UCC5350SB, UCC5390EC, and UCC5350MC, $C_{LOAD} = 100 \text{ pF}$		65	100	ns
t <sub>UVLO1_rec</sub>	UVLO recovery delay of $V_{CC1}$	See 图 55		30		μs
t <sub>UVLO2_rec</sub>	UVLO recovery delay of $V_{CC2}$	See 图 55		50		μs
		UCC5320SC and UCC5320EC, $C_{LOAD} = 100$ pF		1	20	ns
+	Pulse width distortion	UCC5310MC, $C_{LOAD} = 100 \text{ pF}$		1	20	ns
t <sub>PWD</sub>	t <sub>PHL</sub> – t <sub>PLH</sub>	UCC5390SC, UCC5350SB, and UCC5390EC, $C_{\text{LOAD}}$ = 100 pF		1	20	ns
		UCC5350MC, $C_{LOAD} = 100 \text{ pF}$		1	20	ns
t <sub>sk(pp)</sub>		UCC5320SC and UCC5320EC, $C_{LOAD} = 100$ pF		1	25	ns
	Dort to part alread	UCC5310MC, C <sub>LOAD</sub> = 100 pF		1	25	ns
	Part-to-part skew <sup>(1)</sup>	UCC5390SC, UCC5350SB, and UCC5390EC, $C_{LOAD} = 100 \text{ pF}$		1	25	ns
		UCC5350MC, $C_{LOAD} = 100 \text{ pF}$		1	25	ns
CMTI	Common-mode transient immunity	PWM is tied to GND or $V_{CC1}$ , $V_{CM}$ = 1200 V	100	120		kV/µs

(1) t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between the output of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads guaranteed by characterization.



## UCC5310, UCC5320, UCC5350, UCC5390 ZHCSGC2F – JUNE 2017 – REVISED JANUARY 2019


## 8.13 Insulation Characteristics Curves






## 8.14 Typical Characteristics

 $V_{CC1} = 3.3 \text{ V or } 5 \text{ V}, 0.1 \text{-}\mu\text{F}$  capacitor from  $V_{CC1}$  to GND1,  $V_{CC2} = 15 \text{ V}, 1 \text{-}\mu\text{F}$  capacitor from  $V_{CC2}$  to  $V_{EE2}, C_{LOAD} = 1 \text{ nF}, T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ , (unless otherwise noted)




## Typical Characteristics (接下页)






## Typical Characteristics (接下页)




## Typical Characteristics (接下页)







## Typical Characteristics (接下页)




# Typical Characteristics (接下页)







# Typical Characteristics (接下页)



## 9 Parameter Measurement Information

## 9.1 Propagation Delay, Inverting, and Noninverting Configuration

2 42 shows the propagation delay OUTH and OUTL for noninverting configurations. 2 43 shows the propagation delay with the inverting configuration. These figures also demonstrate the method used to measure the rise (t<sub>r</sub>) and fall (t<sub>f</sub>) times.




图 42. OUTH and OUTL Propagation Delay, Noninverting Configuration





图 43. OUTH and OUTL Propagation Delay, Inverting Configuration



# Propagation Delay, Inverting, and Noninverting Configuration (接下页)


## 9.1.1 CMTI Testing

图 44, 图 45, and 图 46 are simplified diagrams of the CMTI testing configuration used for each device type.



Copyright © 2017, Texas Instruments Incorporated





Copyright © 2017, Texas Instruments Incorporated

图 45. CMTI Test Circuit for Miller Clamp (UCC53x0M)

TEXAS INSTRUMENTS

www.ti.com.cn

# Propagation Delay, Inverting, and Noninverting Configuration (接下页)




图 46. CMTI Test Circuit for UVLO2 with Respect to GND2 (UCC53x0E)




## 10 Detailed Description

## 10.1 Overview

The UCC53x0 family of isolated gate drivers has three variations: split output, Miller clamp, and UVLO2 referenced to GND2 (see Device Comparison Table). The isolation inside the UCC53x0 family of devices is implemented with high-voltage SiO<sub>2</sub>-based capacitors. The signal across the isolation has an on-off keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier (see  $\mathbb{Z}$  48). The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The UCC53x0 devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator,  $\mathbb{Z}$  47, shows a functional block diagram of a typical channel.  $\mathbb{Z}$  48 shows a conceptual detail of how the OOK scheme works.

图 47 shows how the input signal passes through the capacitive isolation barrier through modulation (OOK) and signal conditioning.



## **10.2 Functional Block Diagram**

Copyright © 2017, Texas Instruments Incorporated

图 47. Conceptual Block Diagram of a Capacitive Data Channel




图 48. On-Off Keying (OOK) Based Modulation Scheme



## Functional Block Diagram (接下页)




图 49. Functional Block Diagram — Split Output (UCC53x0S)




图 50. Functional Block Diagram — Miller Clamp (UCC53x0M)



## Functional Block Diagram (接下页)




图 51. Functional Block Diagram — UVLO With Respect to GND2 (UCC53x0E)

## **10.3 Feature Description**

## 10.3.1 Power Supply

The V<sub>CC1</sub> input power supply supports a wide voltage range from 3 V to 15 V and the V<sub>CC2</sub> output supply supports a voltage range from 9.5 V to 33 V. For operation with bipolar supplies, the power device is turned off with a negative voltage on the gate with respect to the emitter or source. This configuration prevents the power device from unintentionally turning on because of current induced from the Miller effect. The typical values of the V<sub>CC2</sub> and V<sub>EE2</sub> output supplies for bipolar operation are 15 V and –8 V with respect to GND2 for IGBTs and 20 V and –5 V for SiC MOSFETs.

For operation with unipolar supply, the V<sub>CC2</sub> supply is connected to 15 V with respect to VEE2 for IGBTs, and 20 V for SiC MOSFETs. The V<sub>EE2</sub> supply is connected to 0 V. In this use case, the UCC53x0 device with Miller clamping function (UCC53x0M) can be used. The Miller clamping function is implemented by adding a low impedance path between the gate of the power device and the V<sub>EE2</sub> supply. Miller current sinks through the clamp pin, which clamps the gate voltage to be lower than the turnon threshold value for the gate.

## 10.3.2 Input Stage

The input pins (IN+ and IN–) of the UCC53x0 family are based on CMOS-compatible input-threshold logic that is completely isolated from the V<sub>CC2</sub> supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V microcontrollers), because the UCC53x0 family has a typical high threshold (V<sub>IT+(IN)</sub>) of 0.55 × V<sub>CC1</sub> and a typical low threshold of 0.45 × V<sub>CC1</sub>. A wide hysteresis (V<sub>hys(IN)</sub>) of 0.1 × V<sub>CC1</sub> makes for good noise immunity and stable operation. If any of the inputs are left open, 128 k $\Omega$  of internal pulldown resistance forces the IN+ pin low and 128 k $\Omega$  of internal resistance pulls IN– high. However, TI still recommends grounding an input or tying to VCC1 if it is not being used for improved noise immunity.

Because the input side of the UCC53x0 family is isolated from the output driver, the input signal amplitude can be larger or smaller than  $V_{CC2}$  provided that it does not exceed the recommended limit. This feature allows greater flexibility when integrating the gate-driver with control signal sources and allows the user to choose the most efficient  $V_{CC2}$  for any gate. However, the amplitude of any signal applied to IN+ or IN– must never be at a voltage higher than  $V_{CC1}$ .

## Feature Description (接下页)

## 10.3.3 Output Stage

The output stages of the UCC53x0 family feature a pullup structure that delivers the highest peak-source current when it is most needed which is during the Miller plateau region of the power-switch turnon transition (when the power-switch drain or collector voltage experiences dV/dt). The output stage pullup structure features a P-channel MOSFET and an additional pullup N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, which enables fast turn-on. Fast turn-on is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high.  $\frac{1}{5}$  1 lists the typical internal resistance values of the pullup and pulldown structure.

DEVICE OPTION	R <sub>NMOS</sub>	R <sub>OH</sub>	R <sub>OL</sub>	R <sub>CLAMP</sub>	UNIT
UCC5320SC and UCC5320EC	4.5	12	0.65	Not applicable	Ω
UCC5310MC	4.5	12	1.3	1.3	Ω
UCC5390SC and UCC5390EC	0.76	12	0.13	Not applicable	Ω
UCC5350MC	1.54	12	0.26	0.26	Ω
UCC5350SB	1.54	12	0.26	Not applicable	Ω

## 表 1. UCC53x0 On-Resistance

The R<sub>OH</sub> parameter is a DC measurement and is representative of the on-resistance of the P-channel device only. This parameter is only for the P-channel device, because the pullup N-channel device is held in the OFF state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore, the effective resistance of the UCC53x0 pullup stage during this brief turnon phase is much lower than what is represented by the R<sub>OH</sub> parameter, which yields a faster turnon. The turnon-phase output resistance is the parallel combination R<sub>OH</sub> || R<sub>NMOS</sub>.

The pulldown structure in the UCC53x0 S and E versions is simply composed of an N-channel MOSFET. For the M version, an additional FET is connected in parallel with the pulldown structure when the CLAMP and OUT pins are connected to the gate of the IGBT or MOSFET. The output voltage swing between  $V_{CC2}$  and  $V_{EE2}$  provides rail-to-rail operation.





图 52. Output Stage—S Version










图 54. Output Stage—M Version

## **10.3.4** Protection Features

## 10.3.4.1 Undervoltage Lockout (UVLO)

UVLO functions are implemented for both the  $V_{CC1}$  and  $V_{CC2}$  supplies between the  $V_{CC1}$  and GND1, and  $V_{CC2}$  and  $V_{EE2}$  pins to prevent an underdriven condition on IGBTs and MOSFETs. When  $V_{CC}$  is lower than  $V_{IT+(UVLO)}$  at device start-up or lower than  $V_{IT-(UVLO)}$  after start-up, the voltage-supply UVLO feature holds the effected output low, regardless of the input pins (IN+ and IN–) as shown in  $\overline{\mathcal{R}}$  4. The  $V_{CC}$  UVLO protection has a hysteresis feature ( $V_{hys(UVLO)}$ ). This hysteresis prevents chatter when the power supply produces ground noise; this allows the device to permit small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly.  $\overline{\mathbb{R}}$  55 shows the UVLO functions.

表 2. UCC53	0 V <sub>CC1</sub>	UVLO	Logic
------------	--------------------	------	-------

CONDITION	INP	UTS	OUTPUTS		
CONDITION	IN+	IN-	OUTH	OUT, OUTL	
	н	L	Hi-Z	L	
	L	Н	Hi-Z	L	
$V_{CC1} - GND1 < V_{IT+(UVLO1)}$ during device start-up	Н	Н	Hi-Z	L	
	L	L	Hi-Z	L	

ZHCSGC2F – JUNE 2017 – REVISED JANUARY 2019

www.ti.com.cn

**ISTRUMENTS** 

FXAS

		•			
CONDITION	INP	UTS	OUTPUTS		
CONDITION	IN+	IN–	OUTH	OUT, OUTL	
	Н	L	Hi-Z	L	
	L	Н	Hi-Z	L	
$V_{CC1} - GND1 < V_{IT-(UVLO1)}$ after device start-up	Н	Н	Hi-Z	L	
	L	L	Hi-Z	L	

## 表 2. UCC53x0 V<sub>CC1</sub> UVLO Logic (接下页)

## 表 3. UCC53x0 V<sub>CC2</sub> UVLO Logic

CONDITION	INPUTS		OUTPUTS	
CONDITION	IN+	IN-	OUTH	OUT, OUTL
$V_{CC2} - V_{EE2} < V_{IT+(UVLO2)}$ during device start-up	Н	L	Hi-Z	L
	L	н	Hi-Z	L
	Н	н	Hi-Z	L
	L	L	Hi-Z	L
$V_{CC2} - V_{EE2} < V_{IT-(UVLO2)}$ after device start-up	Н	L	Hi-Z	L
	L	н	Hi-Z	L
	Н	н	Hi-Z	L
	L	L	Hi-Z	L

When  $V_{CC1}$  or  $V_{CC2}$  drops below the UVLO1 or UVLO2 threshold, a delay,  $t_{UVLO1\_rec}$  or  $t_{UVLO2\_rec}$ , occurs on the output when the supply voltage rises above  $V_{IT+(UVLO2)}$  or  $V_{IT+(UVLO2)}$  again. 🔀 55 shows this delay.




图 55. UVLO Functions

## 10.3.4.2 Active Pulldown

The active pulldown function is used to pull the IGBT or MOSFET gate to the low state when no power is connected to the  $V_{CC2}$  supply. This feature prevents false IGBT and MOSFET turnon on the OUT, OUTL, and CLAMP pins by clamping the output to approximately 2 V.

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs. In this condition, the upper PMOS is resistively held off by a pullup resistor while the lower NMOS gate is tied to the driver output through a 500-k $\Omega$  resistor. In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, which is approximately 1.5 V when no bias power is available.



#### 10.3.4.3 Short-Circuit Clamping

The short-circuit clamping function is used to clamp voltages at the driver output and pull the active Miller clamp pins slightly higher than the  $V_{CC2}$  voltage during short-circuit conditions. The short-circuit clamping function helps protect the IGBT or MOSFET gate from overvoltage breakdown or degradation. The short-circuit clamping function is implemented by adding a diode connection between the dedicated pins and the  $V_{CC2}$  pin inside the driver. The internal diodes can conduct up to 500-mA current for a duration of 10 µs and a continuous current of 20 mA. Use external Schottky diodes to improve current conduction capability as needed.

## 10.3.4.4 Active Miller Clamp (UCC53x0M)

The active Miller-clamp function is used to prevent false turn-on of the power switches caused by Miller current in applications where a unipolar power supply is used. The active Miller-clamp function is implemented by adding a low impedance path between the power-switch gate terminal and ground ( $V_{EE2}$ ) to sink the Miller current. With the Miller-clamp function, the power-switch gate voltage is clamped to less than 2 V during the off state. 858 shows a typical application circuit of UCC5310M and UCC5350M.

## **10.4 Device Functional Modes**

 $\frac{1}{8}$  4 lists the functional modes for the UCC53x0 devices assuming V<sub>CC1</sub> and V<sub>CC2</sub> are in the recommended range.

IN+	IN-	OUTH	OUTL
Low	Х	Hi-Z	Low
Х	High	Hi-Z	Low
High	Low	High	High-Z

## 表 4. Function Table for UCC53x0S

## 表 5. Function Table for UCC53x0M and UCC53x0E

IN+	IN-	OUT
Low	Х	Low
X	High	Low
High	Low	High



## 10.4.1 ESD Structure

So shows the multiple diodes involved in the ESD protection components of the UCC53x0 devices . This
 provides pictorial representation of the absolute maximum rating for the device.




图 56. ESD Structure



## 11 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


## **11.1** Application Information

The UCC53x0 is a family of simple, isolated gate drivers for power semiconductor devices, such as MOSFETs, IGBTs, or SiC MOSFETs. The family of devices is intended for use in applications such as motor control, solar inverters, switched-mode power supplies, and industrial inverters.

The UCC53x0 family of devices has three pinout configurations, featuring split outputs, Miller clamp, and UVLO with reference to GND2. The UCC5320SC, UCC5350SB, and UCC5390SC have a split output, OUTH and OUTL. The two pins can be used to separately decouple the power transistor turnon and turnoff commutations. The UCC5310MC and UCC5350MC feature active Miller clamping, which can be used to prevent false turn-on of the power transistors induced by the Miller current. The UCC5320EC and UCC5390EC offer true UVLO protection by monitoring the voltage between the  $V_{CC2}$  and GND2 pins to prevent the power transistors from operating in a saturation region. The UCC53x0 family of devices comes in an 8-pin D and 8-pin DWV package options and have a creepage, or clearance, of 4 mm and 8.5 mm respectively, which are suitable for applications where basic or reinforced isolation is required. Different drive strengths enable a simple driver platform to be used for applications demanding power transistors with different power ratings. Specifically, the UCC5390 device offers a 10-A minimum drive current which can help remove the external current buffer used to drive high power transistors.

## **11.2 Typical Application**

The circuits in 图 57, 图 58, and 图 59 show a typical application for driving IGBTs.




Copyright © 2017, Texas Instruments Incorporated

图 57. Typical Application Circuit for UCC53x0S to Drive IGBT




## Typical Application (接下页)



Copyright © 2017, Texas Instruments Incorporated

## 图 58. Typical Application Circuit for UCC5310M and UCC5350M to Drive IGBT





## 11.2.1 Design Requirements

 $\frac{1}{8}$  6 lists the recommended conditions to observe the input and output of the UCC5320S split-output gate driver with the IN– pin tied to the GND1 pin.

2				
PARAMETER	VALUE	UNIT		
V <sub>CC1</sub>	3.3	V		
V <sub>CC2</sub>	15	V		
IN+	3.3	V		
IN–	GND1	-		
Switching frequency	10	kHz		
IGBT	IKW50N65H5	-		

## 表 6. UCC5320S Design Requirements



#### 11.2.2 Detailed Design Procedure

#### 11.2.2.1 Designing IN+ and IN– Input Filter

TI recommends that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input filter,  $R_{IN}$ - $C_{IN}$ , can be used to filter out the ringing introduced by nonideal layout or long PCB traces.

Such a filter should use an R<sub>IN</sub> resistor with a value from 0  $\Omega$  to 100  $\Omega$  and a C<sub>IN</sub> capacitor with a value from 10 pF to 1000 pF. In the example, the selected value for R<sub>IN</sub> is 51  $\Omega$  and C<sub>IN</sub> is 33 pF, with a corner frequency of approximately 100 MHz.

When selecting these components, pay attention to the trade-off between good noise immunity and propagation delay.

## 11.2.2.2 Gate-Driver Output Resistor

The external gate-driver resistors,  $R_{G(ON)}$  and  $R_{G(OFF)}$  are used to:

- 1. Limit ringing caused by parasitic inductances and capacitances
- 2. Limit ringing caused by high voltage or high current switching dv/dt, di/dt, and body-diode reverse recovery
- 3. Fine-tune gate drive strength, specifically peak sink and source current to optimize the switching loss
- 4. Reduce electromagnetic interference (EMI)

The output stage has a pullup structure consisting of a P-channel MOSFET and an N-channel MOSFET in parallel. The combined peak source current is 4.3 A for the UCC5320 family and 17 A for the UCC5390 family. Use  $\Delta \vec{x}$  1 to estimate the peak source current using the UCC5320S as an example.

$$I_{OH} = min\left(4.3 \text{ A}, \frac{V_{CC2}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}}\right)$$

where

- R<sub>ON</sub> is the external turnon resistance.
- R<sub>GFET\_Int</sub> is the power transistor internal gate resistance, found in the power transistor data sheet. We will assume 0Ω for our example
- I<sub>OH</sub> is the peak source current which is the minimum value between 4.3 A, the gate-driver peak source current, and the calculated value based on the gate-drive loop resistance.

In this example, the peak source current is approximately 1.8 A as calculated in 公式 2.

$$I_{OH} = \frac{V_{CC2}}{R_{NMOS} ||R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{15 \text{ V}}{4.5 \Omega ||12 \Omega + 5.1 \Omega + 0 \Omega} \approx 1.8 \text{ A}$$
(2)

Similarly, use  $\Delta \pm 3$  to calculate the peak sink current.

$$I_{OL} = min \left( 4.4 \text{ A}, \frac{V_{CC2}}{R_{OL} + R_{OFF} + R_{GFET\_Int}} \right)$$

where

- R<sub>OFF</sub> is the external turnoff resistance.
- I<sub>OL</sub> is the peak sink current which is the minimum value between 4.4 A, the gate-driver peak sink current, and the calculated value based on the gate-drive loop resistance.
   (3)

In this example, the peak sink current is the minimum of 公式 4 and 4.4 A.

$$I_{OL} = \frac{V_{CC2}}{R_{OL} + R_{OFF} + R_{GFET\_Int}} = \frac{15 \text{ V}}{0.65 \Omega + 10 \Omega + 0 \Omega} \approx 1.4 \text{ A}$$
(4)

NSTRUMENTS

(5)

(6)

注

The estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate-driver loop can slow down the peak gate-drive current and introduce overshoot and undershoot. Therefore, TI strongly recommends that the gate-driver loop should be minimized. Conversely, the peak source and sink current is dominated by loop parasitics when the load capacitance ( $C_{ISS}$ ) of the power transistor is very small (typically less than 1 nF) because the rising and falling time is too small and close to the parasitic ringing period.

## 11.2.2.3 Estimate Gate-Driver Power Loss

The total loss,  $P_G$ , in the gate-driver subsystem includes the power losses ( $P_{GD}$ ) of the UCC53x0 device and the power losses in the peripheral circuitry, such as the external gate-drive resistor.

The  $P_{GD}$  value is the key power loss which determines the thermal safety-related limits of the UCC53x0 device, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency. The  $P_{GDQ}$  parameter is measured on the bench with no load connected to the OUT or OUTH and OUTL pins at a given  $V_{CC1}$ ,  $V_{CC2}$ , switching frequency, and ambient temperature. In this example,  $V_{CC1}$  is 3.3V and  $V_{CC2}$  is 15 V. The current on each power supply, with PWM switching from 0 V to 3.3 V at 10 kHz, is measured to be  $I_{CC1} = 1.67$  mA and  $I_{CC2} = 1.11$  mA. Therefore, use  $\Delta \vec{x}$  5 to calculate  $P_{GDQ}$ .

$$P_{GDQ} = V_{CC1} \times I_{VCC1} + V_{CC2} \times I_{CC2} \approx 22 \text{mW}$$

The second component is the switching operation loss,  $P_{GDO}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Use  $\Delta \pm 6$  to calculate the total dynamic loss from load switching,  $P_{GSW}$ .

$$P_{GSW} = V_{CC2} \times Q_G \times f_{SW}$$

where

 $Q_G$  is the gate charge of the power transistor at  $V_{CC2}$ .

So, for this example application the total dynamic loss from load switching is approximately 18 mW as calculated in  $\Delta \pm$  7.

$$P_{GSW} = 15 V \times 120 nC \times 10 kHz = 18 mW$$
 (7)

 $Q_G$  represents the total gate charge of the power transistor switching 520 V at 50 A, and is subject to change with different testing conditions. The UCC5320S gate-driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  is equal to  $P_{GSW}$  if the external gate-driver resistance and power-transistor internal resistance are 0  $\Omega$ , and all the gate driver-loss will be dissipated inside the UCC5320S. If an external turn-on and turn-off resistance exists, the total loss is distributed between the gate driver pull-up/down resistance, external gate resistance, and power-transistor internal resistance. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4.3 A/4.4 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

## Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \left( \frac{R_{OH} \parallel R_{NMOS}}{R_{OH} \parallel R_{NMOS} + R_{ON} + R_{GFET\_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} + R_{GFET\_Int}} \right)$$
(8)

In this design example, all the predicted source and sink currents are less than 4.3 A and 4.4 A, therefore, use  $\stackrel{<}{\rightrightarrows}$  9 to estimate the UCC53x0 gate-driver loss.

$$P_{GDO} = \frac{18 \text{ mW}}{2} \left( \frac{12 \Omega \| 4.5 \Omega}{12 \Omega \| 4.5 \Omega + 5.1 \Omega + 0 \Omega} + \frac{0.65 \Omega}{0.65 \Omega + 10 \Omega + 0 \Omega} \right) \approx 4.1 \text{ mW}$$
(9)

Case 2 - Nonlinear Pull-Up/Down Resistor:



$$P_{GDO} = f_{SW} \times \left[ 4.3 \text{ A} \times \int_{0}^{T_{R}\_Sys} \left( V_{CC2} - V_{OUTH}(t) \right) dt + 4.4 \text{ A} \times \int_{0}^{T_{F}\_Sys} V_{OUTL}(t) dt \right]$$

where

V<sub>OUTH/L(t)</sub> is the gate-driver OUTH and OUTL pin voltage during the turnon and turnoff period. In cases where the output is saturated for some time, this value can be simplified as a constant-current source (4.3 A at turnon and 4.4 A at turnoff) charging or discharging a load capacitor. Then, the V<sub>OUTH/L(t)</sub> waveform will be linear and the T<sub>R Sys</sub> and T<sub>F Sys</sub> can be easily predicted. (10)

For some scenarios, if only one of the pullup or pulldown circuits is saturated and another one is not, the  $P_{GDO}$  is a combination of case 1 and case 2, and the equations can be easily identified for the pullup and pulldown based on this discussion.

Use 公式 11 to calculate the total gate-driver loss dissipated in the UCC53x0 gate driver, PGD.

 $P_{GD} = P_{GDQ} + P_{GDO} = 22mW + 4.1 mW = 26.1 mW$ 

(11)

#### 11.2.2.4 Estimating Junction Temperature

Use 公式 12 to estimate the junction temperature (T<sub>J</sub>) of the UCC53x0 family.

 $\mathbf{T}_{\mathsf{J}} = \mathbf{T}_{\mathsf{C}} + \Psi_{\mathsf{J}\mathsf{T}} \times \mathbf{P}_{\mathsf{G}\mathsf{D}}$ 

where

- T<sub>C</sub> is the UCC53x0 case-top temperature measured with a thermocouple or some other instrument.
- $\Psi_{JT}$  is the junction-to-top characterization parameter from the Thermal Information table. (12)

Using the junction-to-top characterization parameter ( $\Psi_{JT}$ ) instead of the junction-to-case thermal resistance ( $R_{\theta JC}$ ) can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted). The  $R_{\theta JC}$  resistance can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heat sink is applied to an IC package. In all other cases, use of  $R_{\theta JC}$  will inaccurately estimate the true junction temperature. The  $\Psi_{JT}$  parameter is experimentally derived by assuming that the dominant energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimations can be made accurately to within a few degrees Celsius.

#### 11.2.3 Selecting V<sub>CC1</sub> and V<sub>CC2</sub> Capacitors

Bypass capacitors for the  $V_{CC1}$  and  $V_{CC2}$  supplies are essential for achieving reliable performance. TI recommends choosing low-ESR and low-ESL, surface-mount, multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients, and capacitance tolerances.

#### 注

DC bias on some MLCCs will impact the actual capacitance value. For example, a 25-V,  $1-\mu F$  X7R capacitor is measured to be only 500 nF when a DC bias of  $15-V_{DC}$  is applied.

#### 11.2.3.1 Selecting a V<sub>CC1</sub> Capacitor

A bypass capacitor connected to the V<sub>CC1</sub> pin supports the transient current required for the primary logic and the total current consumption, which is only a few milliamperes. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power-supply output is located a relatively long distance from the V<sub>CC1</sub> pin, a tantalum or electrolytic capacitor with a value greater than 1  $\mu$ F should be placed in parallel with the MLCC.

#### 11.2.3.2 Selecting a V<sub>CC2</sub> Capacitor

A 50-V, 10- $\mu$ F MLCC and a 50-V, 0.22- $\mu$ F MLCC are selected for the C<sub>VCC2</sub> capacitor. If the bias power supply output is located a relatively long distance from the V<sub>CC2</sub> pin, a tantalum or electrolytic capacitor with a value greater than 10  $\mu$ F should be used in parallel with C<sub>VCC2</sub>.




#### UCC5310, UCC5320, UCC5350, UCC5390

ZHCSGC2F-JUNE 2017-REVISED JANUARY 2019

#### 11.2.3.3 Application Circuits With Output Stage Negative Bias


When parasitic inductances are introduced by nonideal PCB layout and long package leads (such as TO-220 and TO-247 type packages), ringing in the gate-source drive voltage of the power transistor could occur during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, unintended turnon and shoot-through could occur. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. A few examples of implementing negative gate-drive bias follow.



Copyright © 2017, Texas Instruments Incorporated

#### 图 60. Negative Bias With Zener Diode on Iso-Bias Power-Supply Output

⊠ 61 shows another example which uses two supplies (or single-input, double-output power supply). The power supply across  $V_{CC2}$  and GND2 determines the positive drive output voltage and the power supply across  $V_{EE2}$  and GND2 determines the negative turnoff voltage. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.




Copyright © 2017, Texas Instruments Incorporated

#### 图 61. Negative Bias With Two Iso-Bias Power Supplies (UCC5320E and UCC5390E)



#### 11.2.4 Application Curve



 $V_{CC2} = 20 V$   $V_{EE2} = GND f_{SW} = 10 \text{ kHz}$ **2** 62. PWM Input And Gate Voltage Waveform

### 12 Power Supply Recommendations

The recommended input supply voltage ( $V_{CC1}$ ) for the UCC53x0 device is from 3 V to 15 V. The lower limit of the range of output bias-supply voltage ( $V_{CC2}$ ) is determined by the internal UVLO protection feature of the device. The  $V_{CC1}$  and  $V_{CC2}$  voltages should not fall below their respective UVLO thresholds for normal operation, or else the gate-driver outputs can become clamped low for more than 50 µs by the UVLO protection feature. For more information on UVLO, see the *Undervoltage Lockout (UVLO)* section. The higher limit of the  $V_{CC2}$  range depends on the maximum gate voltage of the power device that is driven by the UCC53x0 device, and should not exceed the recommended maximum  $V_{CC2}$  of 33 V. A local bypass capacitor should be placed between the  $V_{CC2}$  and  $V_{EE2}$  pins, with a value of 220-nF to 10-µF for device biasing. TI recommends placing an additional 100-nF capacitor in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low-ESR, ceramic surface-mount capacitors are recommended. Similarly, a bypass capacitor should also be placed between the  $V_{CC1}$  and GND1 pins. Given the small amount of current drawn by the logic circuitry within the input side of the UCC53x0 device, this bypass capacitor has a minimum recommended value of 100 nF.

If only a single, primary-side power supply is available in an application, isolated power can be generated for the secondary side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in *SN6501 Transformer Driver for Isolated Power Supplies* data sheet and *SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies* data sheet.

### 13 Layout

#### 13.1 Layout Guidelines

Designers must pay close attention to PCB layout to achieve optimum performance for the UCC53x0. Some key guidelines are:

- Component placement:
  - Low-ESR and low-ESL capacitors must be connected close to the device between the V<sub>CC1</sub> and GND1 pins and between the V<sub>CC2</sub> and V<sub>EE2</sub> pins to bypass noise and to support high peak currents when turning on the external power transistor.
  - To avoid large negative transients on the V<sub>EE2</sub> pins connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- Grounding considerations:
  - Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- High-voltage considerations:
  - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.
- Thermal considerations:
  - A large amount of power may be dissipated by the UCC53x0 if the driving voltage is high, the load is heavy, or the switching frequency is high (for more information, see the *Estimate Gate-Driver Power Loss* section). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-toboard thermal impedance (θ<sub>JB</sub>).
  - Increasing the PCB copper connecting to the V<sub>CC2</sub> and V<sub>EE2</sub> pins is recommended, with priority on maximizing the connection to V<sub>EE2</sub>. However, the previously mentioned high-voltage PCB considerations must be maintained.
  - If the system has multiple layers, TI also recommends connecting the V<sub>CC2</sub> and V<sub>EE2</sub> pins to internal ground or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different high voltage planes are overlapping.



#### 13.2 Layout Example




图 63 shows a PCB layout example with the signals and key components labeled.

(1) No PCB traces or copper are located between the primary and secondary side, which ensures isolation performance.

图 63. Layout Example

# Layout Example (接下页)

图 64 and 图 65 show the top and bottom layer traces and copper.




图 64. Top-Layer Traces and Copper





图 65. Bottom-Layer Traces and Copper (Flipped)



### Layout Example (接下页)

8 66 shows the 3D layout of the top view of the PCB.



(1) The location of the PCB cutout between primary side and secondary sides ensures isolation performance.

图 66. 3-D PCB View

### 13.3 PCB Material

Use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

8 67 shows the recommended layer stack.




图 67. Recommended Layer Stack

TEXAS INSTRUMENTS

www.ti.com.cn

#### 14 器件和文档支持

14.1 文档支持

14.1.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 《数字隔离器设计指南》
- 德州仪器 (TI),隔离相关术语
- 德州仪器 (TI), 《SN6501 用于隔离式电源的变压器驱动器》数据表
- 德州仪器 (TI), 《SN6505A 用于隔离式电源的低噪声 1A 变压器驱动器》数据表
- 德州仪器 (TI), UCC53x0xD 评估模块用户指南

#### 14.2 认证

UL 在线认证目录, "FPPT2.E181974 非光学隔离器件 - 组件"证书编号: 20170718-E181974,

#### 14.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件,以及立即订购快速访问。

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
UCC5310	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
UCC5320	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
UCC5350	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
UCC5390	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

#### 表 7. 相关链接

#### 14.4 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 14.5 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 14.6 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 14.7 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

**ESD** 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 14.8 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。



# 15 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。




# 333

### D0008B



#### SOIC - 1.75 mm max height

SOIC



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed .006 [0.15], per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.




D0008B

#### www.ti.com.cn

# **EXAMPLE BOARD LAYOUT**

#### SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

TEXAS INSTRUMENTS


www.ti.com.cn

### EXAMPLE STENCIL DESIGN

D0008B

#### SOIC - 1.75 mm max height

SOIC



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>9.</sup> Board assembly site may have different recommendations for stencil design.



10-Dec-2020

### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC5310MCD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5310M	Samples
UCC5310MCDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5310M	Samples
UCC5310MCDWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5310MC	Samples
UCC5310MCDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5310MC	Samples
UCC5320ECD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5320E	Samples
UCC5320ECDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5320E	Samples
UCC5320SCD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5320S	Samples
UCC5320SCDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5320S	Samples
UCC5320SCDWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5320SC	Samples
UCC5320SCDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5320SC	Samples
UCC5350MCD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5350M	Samples
UCC5350MCDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5350M	Samples
UCC5350MCDWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5350MC	Samples
UCC5350MCDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5350MC	Samples
UCC5350SBD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5350SB	Samples
UCC5350SBDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5350SB	Samples
UCC5390ECD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	53X0E	Samples
UCC5390ECDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	53X0E	Samples
UCC5390ECDWV	ACTIVE	SOIC	DWV	8	64	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5390EC	Samples
UCC5390ECDWVR	ACTIVE	SOIC	DWV	8	1000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	5390EC	Samples



10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC5390SCD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	53X0S	Samples
UCC5390SCDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	53X0S	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

Texas Instruments


www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC5310MCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC5310MCDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
UCC5320ECDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC5320SCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC5320SCDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
UCC5350MCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC5350MCDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
UCC5350SBDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC5390ECDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC5390ECDWVR	SOIC	DWV	8	1000	330.0	16.4	12.05	6.15	3.3	16.0	16.0	Q1
UCC5390SCDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022




*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC5310MCDR	SOIC	D	8	2500	350.0	350.0	43.0
UCC5310MCDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
UCC5320ECDR	SOIC	D	8	2500	350.0	350.0	43.0
UCC5320SCDR	SOIC	D	8	2500	350.0	350.0	43.0
UCC5320SCDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
UCC5350MCDR	SOIC	D	8	2500	350.0	350.0	43.0
UCC5350MCDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
UCC5350SBDR	SOIC	D	8	2500	350.0	350.0	43.0
UCC5390ECDR	SOIC	D	8	2500	350.0	350.0	43.0
UCC5390ECDWVR	SOIC	DWV	8	1000	350.0	350.0	43.0
UCC5390SCDR	SOIC	D	8	2500	350.0	350.0	43.0



www.ti.com

### TUBE



B - Alignment groove width


All dimensions are nominal								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC5310MCD	D	SOIC	8	75	505.46	6.76	3810	4
UCC5310MCDWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
UCC5320ECD	D	SOIC	8	75	505.46	6.76	3810	4
UCC5320SCD	D	SOIC	8	75	505.46	6.76	3810	4
UCC5320SCDWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
UCC5350MCD	D	SOIC	8	75	505.46	6.76	3810	4
UCC5350MCDWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
UCC5350SBD	D	SOIC	8	75	505.46	6.76	3810	4
UCC5390ECD	D	SOIC	8	75	505.46	6.76	3810	4
UCC5390ECDWV	DWV	SOIC	8	64	505.46	13.94	4826	6.6
UCC5390SCD	D	SOIC	8	75	505.46	6.76	3810	4

# DWV0008A



### SOIC - 2.8 mm max height

SOIC



- NOTES:
- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.




# DWV0008A

# EXAMPLE BOARD LAYOUT

## SOIC - 2.8 mm max height

SOIC



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# EXAMPLE STENCIL DESIGN

# DWV0008A

# SOIC - 2.8 mm max height

SOIC



NOTES: (continued)



<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

# D0008A



# **PACKAGE OUTLINE**

### SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司