


3-V TO 5.5-V MULTICHANNEL RS-232 1-MBit/s LINE DRIVER/RECEIVER

Check for Samples: TRS3237E

FEATURES

- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply
- Operates From 250 kbits/s to 1 Mbit/s
- Low Standby Current . . . 1 μA Typical
- External Capacitors . . . 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Designed to Be Interchangeable With Industry Standard '3237E Devices
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II




- ESD Protection for RS-232 I/O Pins
 - ±15 kV Human-Body Model (HBM)
 - ±8 kV IEC61000-4-2, Contact Discharge
 - ±15 kV IEC61000-4-2, Air-Gap Discharge

APPLICATIONS

- Battery-Powered, Hand-Held, and Portable Equipment
- PDAs and Palmtop PCs
- Notebooks, Sub-Notebooks, and Laptops
- Digital Cameras
- Mobile Phones and Wireless Devices

RHB PACKAGE (TOP VIEW)



N.C.- Not internally connected

DESCRIPTION/ORDERING INFORMATION

The TRS3237E consists of five line drivers, three line receivers, and a dual charge-pump circuit with ± 15 -kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. This device operates at data signaling rates of 250 kbit/s in normal operating mode (MBAUD = GND) and 1Mbit/s when MBAUD = V_{CC} . The driver output slew rate is a maximum of 30 V/ μ s.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



The TRS3237E transmitters are disabled and the outputs are forced into high-impedance state when the device is in shutdown mode (SHDN = GND) and the supply current falls to less than 1 μ A. Also, during shutdown, the onboard charge pump is disabled; V+ is lowered to V_{CC}, and V- is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable (EN) high. ROUT1B remains active all the time, regardless of the EN and SHDN condition.

The TRS3237EC is characterized for operation from 0°C to 70°C. The TRS3237EI is characterized for operation from –40°C to 85°C.

Table 1. ORDERING INFORMATION(1)

T _A	F	ACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DB	Reel of 2000	TRS3237ECDBR	TRS3237EC
0°C to 70°C	SOIC - DW	Reel of 2000	TRS3237ECDWR	TRS3237EC
0°C to 70°C	TSSOP - PW	Reel of 2000	TRS3237ECPWR	RS37EC
	QFN – RHB	Reel of 2000	TRS3237ECRHBR	PREVIEW
	SSOP – DB	Reel of 2000	TRS3237EIDBR	TRS3237EI
4000 +- 0500	SOIC - DW	Reel of 2000	TRS3237EIDWR	TRS3237EI
–40°C to 85°C	TSSOP – PW	Reel of 2000	TRS3237EIPWR	RS37EI
	QFN – RHB	Reel of 2000	TRS3237EIRHBR	PREVIEW

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Table 2. FUNCTION TABLE


INPUT	S		OUTPUTS	
SHDN	EN	DOUT	ROUT	ROUT1B
0	0	Z ⁽¹⁾	Active	Active
0	1	Z ⁽¹⁾	Z ⁽¹⁾	Active
1	0	Active	Active	Active
1	1	Active	Z ⁽¹⁾	Active

(1) Z = high impedance (off)

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



LOGIC DIAGRAM (POSITIVE LOGIC)





ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CC}	Supply voltage range (2)		-0.3	6	V	
V+	Positive-output supply voltage range ⁽²⁾		-0.3	7	V	
V-	Negative-output supply voltage range (2)			-7	V	
V+ - V-	Supply voltage difference ⁽²⁾		13	V		
V	Innut valtage ronge	Driver (SHDN, MBAUD, EN)	-0.3		V	
VI	Input voltage range	Receiver	-25	25	V	
	Output valtage range	Driver	-13.2	13.2		
Vo	Output voltage range	Receiver	-0.3	V _{CC} + 0.3	V	
	Short-circuit duration	DOUT to GND	Unlin	Unlimited		
θ_{JA}	Package thermal impedance ⁽³⁾			62	°C/W	
T _{stg}	Storage temperature range		-65	150	°C	

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(1)

See Figure 5

				MIN	NOM	MAX	UNIT	
	Cumply yeltogo		V _{CC} = 3.3 V	3	3.3	3.6	\/	
	Supply voltage		$V_{CC} = 5 V$	4.5	5	5.5	V	
.,	Driver and control binb level input value	DIN, SHDN, MBAUD, EN	V _{CC} = 3.3 V	2		5.5		
V_{IH}	Driver and control high-level input voltage	DIN, SHDN, MBAUD, EN	V _{CC} = 5 V	2.4		5.5	5.5 V	
V _{IL}	Driver and control low-level input voltage	DIN, SHDN, MBAUD, EN		0		0.8	V	
VI	Receiver input voltage			-25		25	V	
T. 0			TRS3237EC	0		70	۰,	
T _A	Operating free-air temperature	rating free-air temperature				85	°C	

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3 V to 5 V.

ELECTRICAL CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAME	TER	TEST CONDITIONS	MIN TYP ⁽²⁾	MAX	UNIT
II	Input leakage current	DIN, SHDN, MBAUD, EN		9	18	μА
			No load, SHDN = V _{CC}	0.5	2	mA
loo	Supply current		SHDN = GND	1	10	μА
ICC	$(T_A = 25^{\circ}C)$	Shutdown supply current	SHDN = RIN = GND, DIN = GND or V _{CC}	10	300	nA

All voltages are with respect to network GND.

⁽³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3 V to 5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.



DRIVER SECTION ELECTRICAL CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS			TYP ⁽²⁾	MAX	UNIT
V_{OH}	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = GND	5	5.4		V
V _{OL}	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND,	DIN = V _{CC}	-5	-5.4		V
I_{IH}	High-level input current	$V_I = V_{CC}$			±0.01	±1	μΑ
$I_{\parallel L}$	Low-level input current	V _I at GND			±0.01	±1	μΑ
Ios	Short-circuit output current (3)	$V_{CC} = 3.6 \text{ V or } 3.3 \text{ V},$	$V_O = 0 V$			±60	mA
r _o	Output resistance	V_{CC} , V_+ , and $V = 0 V$,	$V_O = \pm 2 V$	300	50k		Ω

DRIVER SECTION SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TE	ST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
		C _L = 1000 pF, MBAUD = GND		250				
	Maximum data rate	$\begin{split} &C_L = 1000 \text{ pF}, \\ &V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \\ &MBAUD = V_{CC} \end{split}$	$R_L = 3 \text{ k}\Omega$, 1 DIN switchi See Figure 1	1000			kbit/s	
		C_L = 250 pF, V_{CC} = 3 V to 4.5 V, MBAUD = V_{CC}		1000				
t _{sk(p)}	Pulse skew ⁽³⁾	C_L = 150 pF to 2500 pF, R_l MBAUD = V_{CC} or GND, Se				100		ns
	Slew rate,	V _{CC} = 3.3 V,	C _L = 150 pF to 1000 pF	MBAUD = GND	6		30	
SR(tr)	transition region (see Figure 1)	$R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega,$		$MBAUD = V_{CC}$	24		150	V/μs
		T _A = 25°C	C _L = 150 pF to 2500 pF,	MBAUD = GND	4		30	

Copyright © 2007-2010, Texas Instruments Incorporated

 ⁽¹⁾ Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3 V to 5 V.
 (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
 (3) Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

⁽²⁾

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3 V to 5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH}-t_{PHL}|$ of each channel of the same device.



RECEIVER SECTION ELECTRICAL CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA}$	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V
V_{OL}	Low-level output voltage	$I_{OL} = 1 \text{ mA}$			0.4	V
V _{IT+}	Desitive going input threshold voltage	$V_{CC} = 3.3 \text{ V}$		1.5	2.4	V
	Positive-going input threshold voltage	$V_{CC} = 5 V$		2	2.4	\ \
\/	No gotivo going input throughold voltage	$V_{CC} = 3.3 \text{ V}$	0.6	1.1		V
V_{IT-}	Negative-going input threshold voltage	$V_{CC} = 5 V$	0.8	1.5		V
V_{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.5		V
l _{oz}	Output leakage current	$\overline{EN} = V_{CC}$		±0.05	±10	μΑ
ri	Input resistance	$V_I = \pm 3 \text{ V to } \pm 25 \text{ V}$	3	5	7	kΩ

RECEIVER SECTION SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYP ⁽²⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C _L = 150 pF, See Figure 3	150	ns
t _{PHL}	Propagation delay time, high- to low-level output	C _L = 150 pF, See Figure 3	150	ns
t _{en}	Output enable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$	2.6	μS
t _{dis}	Output disable time	$C_L = 150 \text{ pF}, R_L = 3 \text{ k}\Omega, \text{ See Figure 4}$	2.4	μS
t _{sk(p)}	Pulse skew ⁽³⁾	See Figure 3	50	ns

ESD PROTECTION


PIN	TEST CONDITIONS	TYP	UNIT
DOLLT DIN	IEC61000-4-2, Contact Discharge	±8	14/
DOUT, RIN	IEC61000-4-2, Air-Gap Discharge	±15	kV

⁽¹⁾ Test conditions are C1–C4 = 0.1 mF at V_{CC} = 3 V to.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3 V to 5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH}-t_{PHL}|$ of each channel of the same device.




PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.


Figure 1. Driver Slew Rate



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_0 = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \ ns$, $t_f \le 10 \ ns$.

Figure 3. Receiver Propagation Delay Times



PARAMETER MEASUREMENT INFORMATION (continued)




NOTES: A. C_L includes probe and jig capacitance.

- B. The pulse generator has the following characteristics: $Z_0 = 50 \ \Omega$, 50% duty cycle, $t_r \le 10 \ ns$, $t_f \le 10 \ ns$.
- C. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- D. t_{PZL} and t_{PZH} are the same as t_{en}.

Figure 4. Receiver Enable and Disable Times



APPLICATION INFORMATION



 $^{^{\}dagger}$ C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

V _{CC}	C1	C2, C3, and C4
$ \begin{array}{c} \textbf{3.3 V} \pm \textbf{0.15 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \\ \end{array} $	0.1 μF 0.22 μF 0.047 μF 0.22 μF	0.1 μF 0.22 μF 0.33 μF 1 μF

Figure 5. Typical Operating Circuit and Capacitor Values

Copyright © 2007–2010, Texas Instruments Incorporated

www.ti.com 23-Apr-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TRS3237ECDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	TRS3237EC	Samples
TRS3237ECPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	RS37EC	Samples
TRS3237EIDB	ACTIVE	SSOP	DB	28	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3237EI	Samples
TRS3237EIDBR	ACTIVE	SSOP	DB	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TRS3237EI	Samples
TRS3237EIPWR	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	RS37EI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 23-Apr-2022

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3237ECDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TRS3237ECPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
TRS3237EIDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
TRS3237EIPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

www.ti.com 3-Jun-2022



*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRS3237ECDBR	SSOP	DB	28	2000	356.0	356.0	35.0
TRS3237ECPWR	TSSOP	PW	28	2000	356.0	356.0	35.0
TRS3237EIDBR	SSOP	DB	28	2000	356.0	356.0	35.0
TRS3237EIPWR	TSSOP	PW	28	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TRS3237EIDB	DB	SSOP	28	50	530	10.5	4000	4.1

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated