











SLOS490TPA6205A1

SLOS490C - JULY 2006-REVISED NOVEMBER 2015

TPA6205A1 1.25-W Mono Fully Differential Audio Power Amplifier With 1.8-V Input logic Thresholds


Features

- 1.25 W Into 8- Ω From a 5-V Supply at THD = 1% (Typical)
- Shutdown Pin has 1.8-V Compatible Thresholds
- Low Supply Current: 1.7 mA Typical
- Shutdown Current < 10 μA
- Only Five External Components
 - Improved PSRR (90 dB) and Wide Supply Voltage (2.5 V to 5.5 V) for Direct Battery Operation
 - Fully Differential Design Reduces RF Rectification
 - Improved CMRR Eliminates Two Input Coupling Capacitors
 - C_(BYPASS) Is Optional Due to Fully Differential Design and High PSRR
- Available in 3-mm × 3-mm QFN Package (DRB)
- Available in an 8-Pin PowerPAD™ MSOP (DGN)
- Available in a 2-mm x 2-mm MicroStar Junior™ BGA Package (ZQV)

2 Applications

- Designed for Wireless Handsets, PDAs, and Other Mobile Devices
- Compatible With Low Power (1.8-V Logic) I/O Threshold Control Signals

Application Circuit



3 Description

The TPA6205A1 device is a 1.25-W mono fully differential amplifier designed to drive a speaker with at least 8-Ω impedance while consuming less than 37 mm2 (ZQV package option) total printed-circuit-board (PCB) area in most applications. This device operates from 2.5 V to 5.5 V, drawing only 1.7 mA of quiescent supply current. The TPA6205A1 is available in the space-saving 2-mm x 2-mm MicroStar Junior BGA package, and the space saving 3-mm × 3-mm QFN (DRB) package.

Features like 85-dB PSRR from 90 Hz to 5 kHz, improved RF-rectification immunity, and small PCB area makes the TPA6205A1 ideal for wireless handsets. A fast start-up time of 4s with minimal pop makes the TPA6205A1 ideal for PDA applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	MSOP-PowerPAD (8)	3.00 mm × 3.00 mm
TPA6205A1	SON (8)	3.00 mm × 3.00 mm
1FA0203A1	BGA MICROSTAR JUNIOR (8)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Example Solution Size






Table of Contents

1	Features 1		9.2 Functional Block Diagram	11
2	Applications 1		9.3 Feature Description	11
3	Description 1		9.4 Device Functional Modes	15
4	Revision History2	10	Application and Implementation	18
5	Device Comparison Table3		10.1 Application Information	18
6	Pin Configuration and Functions		10.2 Typical Applications	18
7	Specifications	11	Power Supply Recommendations	22
′	7.1 Absolute Maximum Ratings		11.1 Power Supply Decoupling Capacitors	22
	7.2 ESD Ratings	12	Layout	23
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	23
	7.4 Thermal Information		12.2 Layout Example	24
	7.5 Electrical Characteristics 5	13	Device and Documentation Support	26
	7.6 Operating Characteristics		13.1 Community Resources	26
	7.7 Dissipation Ratings		13.2 Trademarks	26
	7.8 Typical Characteristics		13.3 Electrostatic Discharge Caution	26
8	Parameter Measurement Information		13.4 Glossary	26
9	Detailed Description 11 9.1 Overview 11	14	Mechanical, Packaging, and Orderable Information	26

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (June 2008) to Revision C

Page


Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Removed Ordering Information table




5 Device Comparison Table

DEVICE NUMBER	SPEAKER CHANNELS	SPEAKER AMP TYPE	OUTPUT POWER (W)	PSRR (dB)
TPA6203A1	Mono	Class AB	1.25	90
TPA6204A1	Mono	Class AB	1.7	85
TPA6205A1 (1.8-V comp SD)	Mono	Class AB	1.25	90
TPA6211A1	Mono	Class AB	3.1	85

6 Pin Configuration and Functions





Pin Functions

PIN				
NAME	BGA MICROSTAR JUNIOR	SON, MSOP-PowerPAD	1/0	DESCRIPTION
BYPASS	C1	2	I	Mid-supply voltage. Adding a bypass capacitor improves PSRR.
GND	B2	7	I	High-current ground
IN-	C3	4	I	Negative differential input
IN+	C2	3	I	Positive differential input
SHUTDOWN	B1	1	I	Shutdown terminal (active low logic)
V_{DD}	А3	6	I	Supply voltage terminal
V _{O+}	B3	5	0	Positive BTL output
V _O -	A1	8	0	Negative BTL output
Thermal Pad	N/A	_	_	Connect to ground. Thermal pad must be soldered down in all applications to properly secure device on the PCB.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V_{DD}	Supply voltage		-0.3	6	V
V_{I}	Input voltage	INx and SHUTDOWN pins	-0.3	0.3	V
	Continuous total power dissipation			See Dissipation Ratings	
T _A	Operating free-air temperature		-40	85	°C
T_{J}	Junction temperature		-40	125	°C
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	ZQV, DRB, DGN		260	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V_{DD}	Supply voltage		2.5	5.5	V
V_{IH}	High-level input voltage	SHUTDOWN	1.15		V
V_{IL}	Low-level input voltage	SHUTDOWN		0.5	V
V_{IC}	Common-mode input voltage	VDD = 2.5 V, 5.5 V, CMRR ≤ -60 dB	0.5	VDD-0.8	V
T _A	Operating free-air temperature	,	-40	85	°C
Z_{L}	Load impedance		6.4	8	Ω

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾			TPA6205A1			
		BGA MICROSTAR JUNIOR	SON	MSOP PowerPAD	UNIT	
		8 PINS	8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	134.4	57.3	109.5	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	79.8	84.0	67.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	71.1	32.2	47.6	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	5.3	3.7	4.7	°C/W	
Ψ_{JB}	Junction-to-board characterization parameter	71.0	32.2	47.2	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	11.8	15.9	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDI	MIN	TYP	MAX	UNIT	
[V ₀₀]	Output offset voltage (measured differentially)	V _I = 0 V, VDD = 2.5 V to 5.5 V	1			9	mV
PSRR	Power supply rejection ratio	$V_{DD} = 2.5 \text{ V to } 5.5 \text{ V}$			-90	-70	dB
CMDD		$V_{DD} = 3.6 \text{ V to } 5.5 \text{ V}, V_{IC} = 0.5 \text{ V}$	5 V to V _{DD} – 0.8		-70	-65	٩D
CMRR	Common-mode rejection ratio	$V_{DD} = 2.5 \text{ V}, V_{IC} = 0.5 \text{ V to } 1.7$	' V		-62	-55	dB
			VDD = 5.5 V		0.3	0.46	
V_{OL}	Low-level output voltage	$R_L = 8 \Omega$, $V_{IN+} = V_{DD}$, $V_{IN-} = 0$ V or $V_{IN+} = 0$ V, $V_{IN-} = V_{DD}$	VDD = 3.6 V		0.22		V
			VDD = 2.5 V		0.19	0.26	
			VDD = 5.5 V	4.8	5.12		
V_{OH}	High-level output voltage	$R_L = 8 \Omega$, $VIN+ = V_{DD}$, $V_{IN-} = 0 V$ or $V_{IN+} = 0 V$, $V_{IN-} = V_{DD}$	VDD = 3.6 V		3.28		V
		0 v 01 v _{IN+} = 0 v, v _{IN-} = v _{DD}	VDD = 2.5 V	2.1	2.24		
[I _{IH}]	High-level input current	V _{DD} = 5.5 V, V _I = 5.8 V				1.2	μA
[I _{IL}]	Low-level input current	$V_{DD} = 5.5 \text{ V}, V_{I} = -0.3 \text{ V}$				1.2	μA
I _{DD}	Supply current	V _{DD} = 2.5 V to 5.5 V, No load, SHUTDOWN = V _{IH}			1.7	2	mA
I _{DD(SD)}	Supply current in shutdown mode	SHUTDOWN = VIL , VDD = 2.	5 V to 5.5 V, No load		0.01	0.9	μΑ

7.6 Operating Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST	CONDITIONS	MIN	TYP	MAX	UNIT
			V _{DD} = 5 V		1.25		
Po	Output power	THD + N = 1%, f = 1 kHz	V _{DD} = 3.6 V		0.63		W
		NI IZ	V _{DD} = 2.5 V		0.3		
		$V_{DD} = 5 \text{ V}, P_{O} = 1 \text{ W}, f$	= 1 kHz		0.06%		
THD+N	Total harmonic distortion plus noise	$V_{DD} = 3.6 \text{ V}, P_{O} = 0.5 \text{ V}$	N, f = 1 kHz		0.07%		
	110136	$V_{DD} = 2.5 \text{ V}, P_{O} = 200$	mW, f = 1 kHz		0.08%		
		$\begin{array}{c} C_{(BYPASS)} = 0.47^{\circ}F, \\ V_{DD} = 3.6 \text{ V to } 5.5 \text{ V,} \\ Inputs \text{ AC-grounded} \\ \text{with } C_{I} = 2 \text{ F} \end{array} \qquad \begin{array}{c} f = 217 \text{ Hz to } 2 \text{ kHz, } V_{RIPPLE} \\ = 200 \text{ mV}_{PP} \end{array}$		-87			
k _{SVR}	Supply ripple rejection ratio	$C_{(BYPASS)} = 0.47 \text{ F},$ $V_{DD} = 2.5 \text{ V to } 3.6 \text{ V},$ Inputs AC-grounded with $C_1 = 2 \text{ F}$	f = 217 Hz to 2 kHz, V _{RIPPLE} = 200 mV _{PP}		-82		dB
		$C_{(BYPASS)} = 0.47 \text{ F},$ $V_{DD} = 2.5 \text{ V to } 5.5 \text{ V},$ Inputs AC-grounded with $C_1 = 2 \text{ F}$	f = 40 Hz to 20 kHz, V _{RIPPLE} = 200 mV _{PP}		≤ –74		
SNR	Signal-to-noise ratio	$V_{DD} = 5 \text{ V}, P_{O} = 1 \text{ W}$			104		dB
.,	Output voltage poice	f = 20 Hz to 20 kHz	No weighting		17		VRMS
V _n	Output voltage noise		A weighting		13		
		V_{DD} = 2.5 V to 5.5 V,	f = 20 Hz to 1 kHz		≤ –85		dB
CMRR	Common-mode rejection ratio	Resistor tolerance = 0.1%, Gain = 4V/V, VICM = 200 mV _{PP}	f = 20 Hz to 20 kHz		≤ –74		
Z _I	Input impedance				2		МΩ
Z _O	Output impedance	Shutdown mode		>10			kΩ
	Shutdown attenuation	$f = 20$ Hz to 20 kHz, $R_F = R_I = 20$ kΩ			-80		dB



7.7 Dissipation Ratings


PACKAGE	TA ≤ 25°C POWER RATING	DERATING FACTOR	TA ≤ 70°C POWER RATING	TA ≤ 85°C POWER RATING
ZQV	885 mW	8.8 mW/°C	486 mW	354 mW
DGN	2.13 W	17.1 mW/°C	1.36 W	1.11 W
DRB	2.7 W	21.8 mW/°C	1.7 W	1.4 W

7.8 Typical Characteristics

Table 1. Table of Graphs

			FIGURE
_	Outrat a succe	vs Supply voltage	Figure 1
Po	Output power	vs Load resistance	Figure 2, Figure 3
P_D	Power dissipation	vs Output power	Figure 4, Figure 5
	Maximum ambient temperature	vs Power dissipation	Figure 6
1		vs Output power	Figure 7, Figure 8
	Total harmonic distortion + noise	vs Frequency	Figure 9, Figure 10, Figure 11, Figure 12
		vs Common-mode input voltage	Figure 13
	Supply voltage rejection ratio	vs Frequency	Figure 14, Figure 15, Figure 16, Figure 17
	Supply voltage rejection ratio	vs Common-mode input voltage	Figure 18
	GSM Power supply rejection	vs Time	Figure 19
	GSM Power supply rejection	vs Frequency	Figure 20
CMDD	Common mode rejection ratio	vs Frequency	Figure 21
CMRR	Common-mode rejection ratio	vs Common-mode input voltage	Figure 22
	Closed loop gain/phase	vs Frequency	Figure 23
	Open loop gain/phase	vs Frequency	Figure 24
I _{DD}	Supply current	vs Supply voltage	Figure 25
	Start-up time	vs Bypass capacitor	Figure 26

Product Folder Links: SLOS490TPA6205A1






Figure 2. Output Power vs Load Resistance

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated






Figure 3. Output Power vs Load Resistance




Figure 4. Power Dissipation vs Output Power




Figure 5. Power Dissipation vs Output Power




Figure 6. Maximum Ambient Temperature vs Power Dissipation




Figure 7. Total Harmonic Distortion + Noise vs Output Power





Figure 8. Total Harmonic Distortion + Noise vs Output
Power









Figure 9. Total Harmonic Distortion + Noise vs Frequency

Figure 10. Total Harmonic Distortion + Noise vs Frequency







Figure 11. Total Harmonic Distortion + Noise vs Frequency

Figure 12. Total Harmonic Distortion + Noise vs Frequency







Figure 13. Total Harmonic Distortion + Noise vs Common-Mode Input Voltage

Figure 14. Supply Voltage Rejection Ratio vs Frequency

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated






 $C_I = 2 \mu F$ Supply Voltage Rejection Ratio - dB -10 $R_L = 8 \Omega$ -20 Inputs Floating Gain = 1 V/V -30 -40 -50 V_{DD} =2. 5 V -60 $V_{DD} = 5 V$ -70 $V_{DD} = 3.6 \text{ V}$ k SVR--90 100 200 500 1 k 2 k 5 k 10 k 20 k f - Frequency - Hz

Figure 15. Supply Voltage Rejection Ratio vs Frequency

Figure 16. Supply Voltage Rejection Ratio vs Frequency







Figure 17. Supply Voltage Rejection Ratio vs Frequency

Figure 18. Supply Voltage Rejection Ratio vs Common-Mode Input Voltage






Figure 20. GSM Power Supply Rejection vs Frequency






Figure 21. Common-Mode Rejection Ratio vs Frequency




Figure 22. Common-Mode Rejection Ratio vs Common-Mode Input Voltage




Figure 23. Closed-Loop Gain / Phase vs Frequency




Figure 24. Open-Loop Gain / Phase vs Frequency





Figure 25. Supply Current vs Supply Voltage

Product Folder Links: SLOS490TPA6205A1



<u>Start-Up time</u> is the time it takes (from a low-to-high transition on $\overline{\text{SHUTDOWN}}$) for the gain of the amplifier to reach -3 dB of the final gain

Figure 26. Start-Up Time vs Bypass Capacitor

rigure 20. Start-op Time vs bypass Capacito



8 Parameter Measurement Information


All parameters are measured according to the conditions described in the *Specifications* section.

9 Detailed Description

9.1 Overview

The TPA6205A1 is a 1.25-W mono fully differential amplifier. The devices operates in the range of 2.5 V to 5.5 V and with at least $8-\Omega$ impedance load. It's fully differential input allows it to avoid using input coupling capacitors and improves its RF-immunity.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Fully Differential Amplifiers

Copyright © 2006-2015, Texas Instruments Incorporated

The TPA6205A1 is a fully differential amplifier with differential inputs and outputs. The fully differential amplifier consists of a differential amplifier and a common-mode amplifier. The differential amplifier ensures that the amplifier outputs a differential voltage that is equal to the differential input times the gain. The common-mode feedback ensures that the common-mode voltage at the output is biased around $V_{DD}/2$ regardless of the common-mode voltage at the input.

9.3.1.1 Advantages of Fully Differential Amplifiers

- Input coupling capacitors not required: A fully differential amplifier with good CMRR, like the TPA6205A1, allows the inputs to be biased at voltage other than mid-supply. For example, if a DAC has mid-supply lower than the mid-supply of the TPA6205A1, the common-mode feedback circuit adjusts for that, and the TPA6205A1 outputs are still biased at mid-supply of the TPA6205A1. The inputs of the TPA6205A1 can be biased from 0.5 V to V_{DD} 0.8 V. If the inputs are biased outside of that range, input coupling capacitors are required.
- Mid-supply bypass capacitor, C_(BYPASS), not required: The fully differential amplifier does not require a bypass capacitor. This is because any shift in the mid-supply affects both positive and negative channels equally and cancels at the differential output. However, removing the bypass capacitor slightly worsens power supply rejection ratio (k_{SVR}), but a slight decrease of k_{SVR} may be acceptable when an additional component can be eliminated (see Figure 17).
- Better RF-immunity: GSM handsets save power by turning on and shutting off the RF transmitter at a rate of 217 Hz. The transmitted signal is picked-up on input and output traces. The fully differential amplifier cancels the signal much better than the typical audio amplifier.



Feature Description (continued)

9.3.2 Fully Differential Amplifier Efficiency and Thermal Information

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or DC voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from V_{DD} . The internal voltage drop multiplied by the average value of the supply current, $I_{DD(avg)}$, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts Although the voltages and currents for SE and BTL out as being equal to the ratio of power from the are sinusoidal in the load, currents from the supply power supply to the power delivered to the load. To are very different between SE and BTL accurately calculate the RMS and average values of configurations. In an SE application the current power in the load and in the amplifier, the current and waveform is a half-wave rectified shape, whereas in voltage waveform shapes must first be understood BTL it is a full-wave rectified waveform. This means (see Figure 27). RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. Equation 1 through Equation 7 are the basis for calculating amplifier efficiency.




Figure 27. Voltage and Current Waveforms for BTL Amplifiers

Efficiency a BTL amplifier =
$$\frac{P_L}{P_{SUP}}$$

where

$$P_{L} = \frac{V_{L}rms2}{R_{L}}$$

$$V_{LRMS} = \frac{V_{P}}{\sqrt{2}}$$

- P_L = Power delivered to load
- P_{SUP} = Power drawn from power supply
- V_{LRMS} = RMS voltage on BTL load
- R_L = Load resistance

Therefore, P_L is calculated by Equation 2:

$$P_{L} = \frac{V_{L}^{2}}{2R_{L}} \tag{2}$$

And P_{SUP} is calculated by Equation 3:

$$P_{SLIP} = V_{DD}I_{DD}avg$$

where

2 Submit Documentation Feedback



Feature Description (continued)

P_{SUP} = Power drawn from power supply

• I_{DDavq} = Average current drawn from the power supply

I_{DDavg} can be found in Equation 4:

$$I_{DD}avg = \frac{1}{\pi} \int_{0}^{\pi} \frac{V_{P}}{R_{L}} sin(t) dt = -\frac{1}{\pi} \times \frac{V_{P}}{R_{L}} \left[cos(t) \right]_{0}^{\pi} = \frac{2V_{P}}{\pi R_{L}}$$
(4)

Therefore P_{SUP} is calculated by Equation 5:

$$P_{SUP} = \frac{2V_{DD}V_{P}}{\pi R_{L}} \tag{5}$$

substituting PL and PSUP into Equation 6,

$$\mbox{Efficiency of a BTL amplifier} = \frac{\frac{{V_P}^2}{2R_L}}{\frac{2V_{DD}V_P}{\pi R_L}} = \frac{\pi V_P}{4V_{DD}}$$

where

$$\bullet \quad V_{P} = \sqrt{2P_{L}R_{L}}$$
 (6)

Therefore:

$$\eta_{BTL} = \frac{\pi \sqrt{2P_LR_L}}{4V_{DD}}$$

where

$$n_{BT}L = Efficiency of a BTL amplifier$$
 (7)

Table 2. Efficiency and Maximum Ambient Temperature vs Output Power in 5-V 8- Ω BTL Systems

OUTPUT POWER (W)	EFFICIENCY (%)	INTERNAL DISSIPATION (W)	POWER FROM SUPPLY (W)	MAX AMBIENT TEMPERATURE (°C)
0.25	31.4	0.55	0.75	62
0.5	44.4	0.62	1.12	54
1	62.8	0.59	1.59	58
1.25	70.2	0.53	1.78	65

Table 2 employs Equation 7 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a 1.25-W audio system with 8- Ω loads and a 5-V supply, the maximum draw on the power supply is almost 1.8 W.

A final point to remember about Class-AB amplifiers is how to manipulate the terms in the efficiency equation to the utmost advantage when possible. Note that in Equation 7, V_{DD} is in the denominator. This indicates that as V_{DD} goes down, efficiency goes up.

Equation 8 is a simple formula for calculating the maximum power dissipated, P_{Dmax}, may be used for a differential output application:

$$P_{Dmax} = \frac{2 V_{DD}^2}{\pi^2 R_L}$$
(8)

 P_{Dmax} for a 5-V, 8- Ω system is 634 mW.

Submit Documentation Feedback



The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the 2 mm \times 2 mm Microstar Junior package is shown in the dissipation rating table. Converting this to θ JA is shown in Equation 9:

$$\Theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.0088} = 113^{\circ}\text{C / W}$$
(9)

Given θJA, the maximum allowable junction temperature, and the maximum internal dissipation, the maximum ambient temperature can be calculated with Equation 10. The maximum recommended junction temperature for the TPA6205A1 is 125°C.

$$T_A Max = T_J Max - \Theta_{JA} P_{Dmax}$$

= 125 - 113(0.634) = 53.3°C (10)

Equation 10 shows that the maximum ambient temperature is 53.3° C at maximum power dissipation with a 5-V supply. Table 2 shows that for most applications no airflow is required to keep junction temperatures in the specified range. The TPA6205A1 is designed with thermal protection that turns the device off when the junction temperature surpasses 150°C to prevent damage to the IC. Also, using more resistive than 8- Ω packages, it is good practice minimize the speakers dramatically increases the thermal performance by reducing the output current.

9.3.3 Differential Output Versus Single-Ended Output

Figure 28 shows a Class-AB audio power amplifier (APA) in a fully differential configuration. The TPA6205A1 amplifier has differential outputs driving both ends of the load. There are several potential benefits to this differential drive configuration, but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging $2 \times V_{O(PP)}$ into the power equation, where voltage is squared, yields $4 \times$ the output power from the same supply rail and load impedance (see Equation 11).

$$V_{(rms)} = \frac{V_{O(PP)}}{2\sqrt{2}}$$

$$Power = \frac{V_{(rms)}^{2}}{R_{L}}$$
(11)




Figure 28. Differential Output Configuration

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



In a typical wireless handset operating at 3.6 V, bridging raises the power into an $8-\Omega$ speaker from a singled-ended (SE, ground reference) limit of 200 mW to 800 mW. In sound power that is a 6-dB improvement—which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 29. A coupling capacitor is required to block the DC offset voltage from reaching the load. This capacitor can be quite large (approximately 33 μ F to 1000 μ F) so it tends to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency-limiting effect is due to the high pass filter network created with the speaker impedance and the coupling capacitance and is calculated with Equation 12.

$$f_{c} = \frac{1}{2\pi R_{L} C_{C}} \tag{12}$$

For example, a $68-\mu F$ capacitor with an $8-\Omega$ speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the DC offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 29. Single-Ended Output and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4x the output power of the SE configuration.

9.4 Device Functional Modes

9.4.1 Summing Input Signals With The TPA6205A1

Most wireless phones or PDAs need to sum signals at the audio power amplifier or just have two signal sources that need separate gain. The TPA6205A1 makes it easy to sum signals or use separate signal sources with different gains. Many phones now use the same speaker for the earpiece and ringer, where the wireless phone would require a much lower gain for the phone earpiece than for the ringer. PDAs and phones that have stereo headphones require summing of the right and left channels to output the stereo signal to the mono speaker.

9.4.1.1 Summing Two Differential Input Signals

Two extra resistors are needed for summing differential signals (a total of 10 components). The gain for each input source can be set independently (see Equation 13 and Equation 14, and Figure 30).



Device Functional Modes (continued)

Gain 1 =
$$\frac{V_O}{V_H}$$
 = $-\frac{R_F}{R_H} \left(\frac{V}{V} \right)$ (13)

Gain 2 =
$$\frac{V_O}{V_{I2}}$$
 = $-\frac{R_F}{R_{I2}} \left(\frac{V}{V} \right)$ (14)




Figure 30. Application Schematic With TPA6205A1 Summing Two Differential Inputs

9.4.1.2 Summing a Differential Input Signal and a Single-Ended Input Signal

Figure 31 shows how to sum a differential input signal and a single-ended input signal. Ground noise can couple in through IN+ with this method. It is better to use differential inputs. To assure that each input is balanced, the single-ended input must be driven by a low-impedance source even if the input is not in use. Both input nodes must see the same impedance for optimum performance, thus the use of RP and CP.

Gain 1 =
$$\frac{V_O}{V_H}$$
 = $-\frac{R_F}{R_H} \left(\frac{V}{V} \right)$ (15)

Gain 2 =
$$\frac{V_O}{V_{I2}}$$
 = $-\frac{R_F}{R_{I2}} \left(\frac{V}{V} \right)$ (16)

9.4.1.3 Summing Two Single-Ended Input Signals

Four resistors and three capacitors are needed for summing single-ended input signals. The gain and corner frequencies (fc1 and fc2) for each input source can be set independently. Resistor, RP, and capacitor, CP, are needed on the IN+ terminal to match the impedance on the IN- terminal. The single-ended inputs must be driven by low impedance sources even if one of the inputs is not outputting an AC signal.

Gain 1 =
$$\frac{V_o}{V_{I1}} = \frac{2 \times 150 \ k\Omega}{R_{I2}}$$
 (17)

Gain 2 =
$$\frac{V_o}{V_{I2}} = \frac{2 \times 150 \ k\Omega}{R_{I2}}$$
 (18)

$$C_{I1} = \frac{1}{2\pi R_{I1} F_{C1}} \tag{19}$$

$$C_{I2} = \frac{1}{2\pi R_{I2} F_{C2}} \tag{20}$$

$$C_P = C_{l1} + C_{l2} (21)$$

S Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



Device Functional Modes (continued)




Figure 31. Application Schematic With TPA6205A1 Summing Two Single-Ended Inputs

9.4.2 Shutdown Mode

The TPA6205A1 can be put in shutdown mode when asserting SHUTDOWN pin to a logic LOW. While in shutdown mode, the device output stage is turned off, making the current consumption very low. The device exits shutdown mode when a HIGH logic level is applied to SHUTDOWN pin. SHUTDOWN pin is 1.8-V compatible.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

These typical connection diagrams highlight the required external components and system level connections for proper operation of the device in several popular cases. Each of these configurations can be realized using the Evaluation Modules (EVMs) for the device. These flexible modules allow full evaluation of the device in the most common modes of operation. Any design variation can be supported by TI through schematic and layout reviews. Visit http://e2e.ti.com for design assistance and join the audio amplifier discussion forum for additional information.

10.2 Typical Applications

Figure 32 through Figure 31 show application schematics for differential and single-ended inputs.

10.2.1 TPA6205A1 With Differential Input

The TPA6205A1 can be used with differential input without input capacitors. This section describes the design considerations for this application.




Figure 32. Typical Differential Input Application Schematic

10.2.1.1 Design Requirements

Table 3 lists the design parameters of the device.

Table 3. Design Parameters

PARAMETER	EXAMPLE VALUE				
Power Supply	5 V				
Chutdown Innut	High > 2 V				
Shutdown Input	Low < 0.8 V				
Speaker	8 Ω				



10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Selecting Components

Typical values are shown in Table 4.

Table 4. Typical Component Values

COMPONENT	VALUE
R _I	10 kΩ
R _F	10 kΩ
C _(BYPASS) ⁽¹⁾	0.22 μF
C _S	1 μF
C _I	0.22 μF

⁽¹⁾ C_(BYPASS) is optional

10.2.1.2.1.1 Resistors (RF and RI)

The input (R_I) and feedback resistors (R_F) set the gain of the amplifier according to Equation 23.

$$Gain - R_F / R_I$$
 (23)

 R_F and R_I should range from 1 k Ω to 100 k Ω . Most graphs were taken with $R_F = R_I = 20$ k Ω .

Resistor matching is very important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and the cancellation of the second harmonic distortion diminishes if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

10.2.1.2.1.2 Bypass Capacitor (C_{BYPASS}) and Start-Up Time

The internal voltage divider at the BYPASS pin of this device sets a mid-supply voltage for internal references and sets the output common mode voltage to $V_{DD}/2$. Adding a capacitor to this pin filters any noise into this pin and increases the k_{SVR} . $C_{(BYPASS)}$ also determines the rise time of V_{O+} and V_{O-} when the device is taken out of shutdown. The larger the capacitor, the slower the rise time. Although the output rise time depends on the bypass capacitor value, the device passes audio 4 μ s after taken out of shutdown and the gain is slowly ramped up based on $C_{(BYPASS)}$.

To minimize pops and clicks, design the circuit so the impedance (resistance and capacitance) detected by both inputs, IN+ and IN-, is equal.

10.2.1.2.1.3 Input Capacitor (C_i)

The TPA6205A1 does not require input coupling capacitors if using a differential input source that is biased from 0.5 V to V_{DD} – 0.8 V. Use 1% tolerance or better gain-setting resistors if not using input coupling capacitors.

In the single-ended input application an input capacitor, C_I , is required to allow the amplifier to bias the input signal to the proper DC level. In this case, C_I and R_I form a high-pass filter with the corner frequency determined in Equation 24.

$$f_{c} = \frac{1}{2\pi R_{l}C_{l}} \tag{24}$$




Figure 33. C_I and R_I High-Pass Filter Cutoff Frequency

The value of C_l is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where R_l is 10 k Ω and the specification calls for a flat bass response down to 100 Hz. Equation 24 is reconfigured as Equation 25.

$$C_{I} = \frac{1}{2\pi R_{I} f_{c}} \tag{25}$$

In this example, C_l is 0.16 μ F, so one would likely choose a value in the range of 0.22 μ F to 0.47 μ F. A further consideration for this capacitor is the leakage path from the input source through the input network

 (R_I, C_I) and the feedback resistor (R_F) to the load. This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifier input in most applications, as the dc level there is held at $V_{DD}/2$, which is likely higher than the source dc level. It is important to confirm the capacitor polarity in the application.

10.2.1.2.1.4 Decoupling Capacitor (C_S)

The TPA6205A1 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F to 1 μ F, placed as close as possible to the device V_{DD} lead works best. For filtering lower frequency noise signals, a 10- μ F or greater capacitor placed near the audio power amplifier also helps, but is not required in most applications because of the high PSRR of this device.


10.2.1.2.2 Using Low-ESR Capacitors

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance the more the real capacitor behaves like an ideal capacitor.

Submit Documentation Feedback



10.2.1.3 Application Curves



10.2.2 TPA6205A1 With Differential Input and Input Capacitors

The TPA6205A1 supports differential input operation with input capacitors. This section describes the design considerations for this application.




Figure 36. Differential Input Application Schematic Optimized With Input Capacitors

10.2.2.1 Design Requirements

Refer to the Design Requirements.

10.2.2.2 Detailed Design Procedure

Refer to the Detailed Design Procedure.

Copyright © 2006-2015, Texas Instruments Incorporated

10.2.2.3 Application Curves

Refer to the Application Curves.



10.2.3 TPA6205A1 With Single-Ended Input

The TPA6205A1 can be used with single-ended inputs, using Input capacitors. This section describes the design considerations for this application.




Figure 37. Single-Ended Input Application Schematic

10.2.3.1 Design Requirements

Refer to the Design Requirements.

10.2.3.2 Detailed Design Procedure

Refer to the Detailed Design Procedure.

10.2.3.3 Application Curves

Refer to the Application Curves.

11 Power Supply Recommendations

The TPA6205A1 is designed to operate from an input voltage supply range between 2.5-V and 5.5-V. Therefore, the output voltage range of power supply should be within this range and well regulated. The current capability of upper power should not exceed the maximum current limit of the power switch.

11.1 Power Supply Decoupling Capacitors

The TPA6205A1 requires adequate power supply decoupling to ensure a high efficiency operation with low total harmonic distortion (THD). Place a low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1 μ F, within 2 mm of the VDD pin. This choice of capacitor and placement helps with higher frequency transients, spikes, or digital hash on the line. In addition to the 0.1 μ F ceramic capacitor, is recommended to place a 2.2 μ F to 10 μ F capacitor on the VDD supply trace. This larger capacitor acts as a charge reservoir, providing energy faster than the board supply, thus helping to prevent any drop in the supply voltage.

Submit Documentation Feedback



12 Layout

12.1 Layout Guidelines

Placing the decoupling capacitors as close as possible to the device is important for the efficiency of the class-D amplifier. Any resistance or inductance in the trace between the device and the capacitor can cause a loss in efficiency.

For the DRB (QFN/SON) and DGN (MSOP) to presence of voids within the exposed thermal pad interconnection. Total elimination is difficult, but the design of the exposed pad stencil is key. The stencil design proposed in the Texas Instruments application note *QFN/SON PCB Attachment* (SLUA271) enables out-gassing of the solder paste during reflow as well as regulating the finished solder thickness. Typically the solder paste coverage is approximately 50% of the pad area.

In making the pad size for the BGA balls, it is recommended that the layout use soldermask-defined (SMD) land. With this method, the copper pad is made larger than the desired land area, and the opening size is defined by the opening in the solder mask material. The advantages normally associated with this technique include more closely controlled size and better copper adhesion to the laminate. Increased copper also increases the thermal performance of the IC. Better size control is the result of photo imaging the stencils for masks. Small plated vias should be placed near the center ball connecting ball B2 to the ground plane. Added plated vias and ground plane act as a heatsink and increase the thermal performance of the device. Figure 38 shows the appropriate diameters for a 2 mm × 2 mm MicroStar Junior™ BGA layout.

It is very important to keep the TPA6205A1 external components very close to the TPA6205A1 to limit noise pickup. The TPA6205A1 layout is shown in the next section as a layout example.




Figure 38. MicroStar Junior™ BGA Recommended Layout

Product Folder Links: SLOS490TPA6205A1

Copyright © 2006-2015, Texas Instruments Incorporated



12.2 Layout Example




Figure 39. TPA6205A1 BGA Layout




Figure 40. TPA6205A1 HVSSOP Layout

Submit Documentation Feedback

Copyright © 2006–2015, Texas Instruments Incorporated



Layout Example (continued)




Figure 41. TPA6205A1 VSON Layout



13 Device and Documentation Support

13.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.2 Trademarks

MicroStar Junior, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 19-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ MSL Peak Temp Op Ball material (3)		Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPA6205A1DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AAPI	Samples
TPA6205A1DGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAPI	Samples
TPA6205A1DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AAPI	Samples
TPA6205A1DGNRG4	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAPI	Samples
TPA6205A1DRBR	ACTIVE	SON	DRB	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AAOI	Samples
TPA6205A1DRBT	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AAOI	Samples
TPA6205A1NMBR	ACTIVE	NFBGA	NMB	8	2500	RoHS & Green	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	AANI	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 19-Oct-2022

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 22-Oct-2022

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA6205A1DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA6205A1DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA6205A1DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPA6205A1DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPA6205A1DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPA6205A1DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPA6205A1NMBR	NFBGA	NMB	8	2500	330.0	8.4	2.3	2.3	1.4	4.0	8.0	Q1



www.ti.com 22-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA6205A1DGNR	HVSSOP	DGN	8	2500	356.0	356.0	35.0
TPA6205A1DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPA6205A1DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPA6205A1DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPA6205A1DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPA6205A1DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPA6205A1NMBR	NFBGA	NMB	8	2500	338.1	338.1	20.6

PACKAGE MATERIALS INFORMATION

www.ti.com 22-Oct-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPA6205A1DGN	DGN	HVSSOP	8	80	330.2	6.6	3005	1.88
TPA6205A1DGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
TPA6205A1DGNG4	DGN	HVSSOP	8	80	330.2	6.6	3005	1.88
TPA6205A1DGNG4	DGN	HVSSOP	8	80	330	6.55	500	2.88




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



3 x 3, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



$\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



$\textbf{PowerPAD}^{^{\text{\tiny{TM}}}}\,\textbf{VSSOP - 1.1 mm max height}$

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.



PLASTIC BALL GRID ARRAY




NOTES:

NanoFree is a trademark of Texas Instruments.

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



4224891/A 04/2019



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated