







#### **TPSM82480**

ZHCSHU5A-JULY 2017-REVISED MARCH 2018

# TPSM82480 5.5V 输入、6A 降压转换器模块


# 1 选项

- 超小型 7.9 x 3.6 x 1.5mm 电源模块
- 输出电流为 6A
- 反馈电压精度为 ±1%
- 输入电压范围: 2.4V 至 5.5V
- 输出电压范围: 0.6V 至 5.5V
- 典型静态电流为 23µA
- 输出电压选择
- 相移操作
- 自动节能模式
- 强制 PWM 模式 选项
- 可调节软启动
- 电源正常和温度正常输出
- 欠压锁定
- 过流和短路保护
- 过热保护
- 工作温度范围: -40°C 至 125°C

## 2 应用

- 薄型负载点电源
- 存储、服务器、适配卡
- 工业 PC/嵌入式 PC/FPGA 电源
- 无线基站
- 测试和测量

## 典型应用电路原理图



# 3 说明

**TPSM82480** 是一款适用于低厚度负载点电源的同步降 压直流/直流转换器模块。2.4V 至 5.5V 的输入电源范 围使其既可以通过典型的 3.3V 或 5V 接口电源运行, 也可以通过低至 2.4V 的备份电路运行。

输出电流最大可达 6A,由每相各为 3A 的两相电源持续提供,能够以异相运行,显著降低脉冲电流噪声。

**TPSM82480** 可在超轻负载时自动进入省电模式,并能保持高效率。其中包含自动增加/减少相位功能,具体使用一个相位还是两个相位视实际负载情况而定。可通过"模式"功能关闭省电模式。


器件可提供电源正常信号和可调软启动。此外,该器件还具有温度正常信号指示内部温度过高。通过 VSEL引脚可将输出电压更改为预选值。TPSM82480 能够以100%的占空比模式运行。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)				
TPSM82480MOP	QFM (24)	7.90 × 3.60 x 1.55mm				

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

## 效率与输出电流间的关系





# 目录

1	选项	Į 1
2	应用	
3	说明	1
4	修订	历史记录
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics5
	6.6	Typical Characteristics 7
7	Deta	ailed Description8
	7.1	Overview
	7.2	Functional Block Diagram8
	7.3	Feature Description9
	7.4	Device Functional Modes 10

# 4 修订历史记录

# Changes from Original (July 2017) to Revision A

• 已更改 将数据表状态从"预告信息"更改成了"生产数据"。.....1


8	Appli	cation and Implementation 12
	8.1	Application Information 12
	8.2	Typical Application12
	8.3	System Examples 22
9	Powe	er Supply Recommendations 22
10	Layo	ut
	10.1	
	10.2	Layout Example
11		和文档支持
	11.1	文档支持 24
	11.2	接收文档更新通知 24
	11.3	社区资源
	11.4	商标24
	11.5	静电放电警告24
	11.6	Glossary 24
12	机械、	、封装和可订购信息24




Page



# 5 Pin Configuration and Functions





#### **Pin Functions**

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
VOUT1	1		Output Voltage Node Phase 1 (master), Must be connect with VOUT2
PGND1	2, 3, 20,21		Power Ground Phase 1 (master)
VIN1	4, 24		Supply voltage Phase 1 (master)
EN	5		Enable input (High=Enabled, Low = Disabled)
PG	6		Power Good (open drain, requires pull-up resistor)
VSEL	7		Output Voltage Select (High = VOUT2, Low=VOUT1) , VOUT1 < VOUT2
TG	8		Thermal Good (open drain, requires pull-up resistor)
MODE	9		Operating mode selection (Low=Automatic PWM/PSM, High = Forced PWM)
VIN2	10, 23		Supply voltage Phase 2
PGND2	11,12, 14, 22		Power Ground Phase 2
VOUT2	13		Output Voltage Node Phase 2, Must be connected with VOUT1
SS/TR	15		Soft-Start / Tracking. An external capacitor connected to this pin sets the output voltage rise time.
AGND	16		Analog Ground
FB	17		Output voltage feedback for the adjustable version. Connect resistive voltage divider to this pin.
RS	18		Resistor Select. Connect resistor that sets the level for the second output voltage here (activated by VSEL= High)
VO	19		VOUT detection (connect to VOUT, output discharge is internally connected to this pin)

# **6** Specifications

## 6.1 Absolute Maximum Ratings

		MIN	MAX	UNIT
	VIN	-0.3	6	V
Pin Voltage Range <sup>(1)</sup>	EN, VSEL, MODE, SS/TR, PG, TG	-0.3	6	V
	FB, RS	-0.3	3	V
Power Good / Thermal Good Sink Current	PG, TG		10	mA
Operating Junction Temperature Range, $T_J$		-40	150	°C
Storage Temperature Range, T <sub>stg</sub>		-65	150	°C

(1) All voltages are with respect to network ground terminal.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{\text{pins}}^{(2)}$	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (1)

(2)

## 6.3 Recommended Operating Conditions

	MIN	TYP	MAX	UNIT
Supply Voltage Range, V <sub>IN</sub>	2.4		5.5	V
Output Voltage Range, V <sub>OUT</sub>	0.6		5.5	V
Maximum Output Current, I <sub>OUT</sub>	6			А
Operating junction temperature, T <sub>J</sub>	-40		125	°C

# 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>		
			UNIT
		JEDEC with thermal vias	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	32.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	13.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.5	°C/W
ΨJT	Junction-to-top characterization parameter	0.53	°C/W
Ψјв	Junction-to-board characterization parameter	11.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### 6.5 Electrical Characteristics

over operating junction temperature range ( $T_J = -40^{\circ}$ C to 125°C) and  $V_{IN} = 2.4$  V to 5.5 V. Typical values at  $V_{IN} = 3.6$  V and  $T_J = 25^{\circ}$ C (unless otherwise noted).

PARAMETER		1	TEST CONDITIONS		TYP	MAX	UNIT
SUPPLY							
N/		V <sub>IN</sub> rising		2.6		5.5	V
V <sub>IN</sub>	Input Voltage Range	V <sub>IN</sub> falling		2.4		5.5	v
Ι <sub>Q</sub>	Operating Quiescent Current	switching,	EN = High, $V_{IN} \ge 3 V$ , $I_{OUT} = 0$ mA, device not switching, T <sub>J</sub> = -40°C to +85°C		23	38	μΑ
		100% Mode op	peration		3.5	6.5	mA
I <sub>SD</sub>	Shutdown Current	EN = Low (≤ 0	.3 V), T <sub>J</sub> = -40°C to +85°C		0.5	18.5	μA
V	Undervoltage Lockout Threshold	Falling Input V	oltage	2.2	2.3	2.4	V
V <sub>UVLO</sub>	Undervoltage Lockout Threshold	Hysteresis			200		mV
Ŧ	Thermal Shutdown Temperature	PWM Mode, R	ising Junction Temperature		160		°C
T <sub>SD</sub>	Thermal Shutdown Hysteresis	PWM Mode			10		C
CONTROL	(EN, VSEL, MODE, SS/TR, PG, TG)						
V <sub>H</sub>	Input Threshold Voltage (EN, VSEL, MODE)	to ensure High	Level	1.2			V
VL	Input Threshold Voltage (EN, VSEL, MODE)	to ensure Low	to ensure Low Level			0.4	v
I <sub>LKG(EN)</sub>	Input Leakage Current (EN)	EN = V <sub>IN</sub> or GI	ND		10	200	nA
I <sub>LKG(MODE)</sub>	Input Leakage Current (MODE, VSEL)				10	200	nA
I <sub>SS/TR</sub>	SS/TR pin source current			4.7	5.25	5.8	μA
V <sub>TH(TG)</sub>	Thermal Good Threshold Temperature	PWM Mode			120		°C
(	Thermal Good Hysteresis	PWM Mode			10		
M	Dower Cood Threshold Veltage	Rising (%V <sub>OUT</sub>	-)	93%	96%	99%	
V <sub>TH(PG)</sub>	Power Good Threshold Voltage	Falling (%V <sub>OUT</sub>	r)	89%	92%	95%	
V <sub>L(PG)</sub>	Output Low Threshold (PG, TG)	$I_{PG} = -2 \text{ mA}$				0.4	V
I <sub>LKG(PG)</sub>	Input Leakage Current (PG)				2	700	nA
I <sub>LKG(TG)</sub>	Input Leakage Current (TG)				2	100	nA
t <sub>SS</sub>	Internal Soft-Start Time	SS/TR = V <sub>IN</sub> o	r floating		80		μs
t <sub>DELAY</sub>	Time from EN rising until start switching			100	200	400	μs
POWER SV	WITCH						
	High-Side MOSFET ON-Resistance		Phase1 Phase2	_	36	98	mΩ
R <sub>DS(ON)</sub>	Low-Side MOSFET ON-Resistance	– V <sub>IN</sub> ≥ 3 V	Phase1 Phase2	-	29	72	mΩ
I <sub>LIM</sub>	High-Side MOSFET Current Limit	per phase	1 110302	4.2	5.0	5.8	А

## **Electrical Characteristics (continued)**

over operating junction temperature range ( $T_J = -40^{\circ}$ C to 125°C) and  $V_{IN} = 2.4$  V to 5.5 V. Typical values at  $V_{IN} = 3.6$  V and  $T_J = 25^{\circ}$ C (unless otherwise noted).


PARAMETER		TE	EST CONDITIONS	MIN	ТҮР	MAX	UNIT
OUTPUT	DUTPUT						
V <sub>REF</sub>	Internal Reference Voltage				0.6		V
I <sub>LKG(FB)</sub>	Input Leakage Current (FB)		V <sub>FB</sub> = 0.6 V		1	65	nA
I <sub>LKG(RS)</sub>	Input Leakage Current (RS)	EN = High	VSEL = Low, V <sub>RS</sub> = 0.6 V		1	65	nA
R <sub>RS</sub>	Internal resistance (RS to GND)		VSEL = High, I <sub>RS</sub> = 1 mA		10	50	Ω
V <sub>OUT</sub>	Output Voltage Range	$V_{IN} \ge V_{OUT}$	$V_{IN} \ge V_{OUT}$			5.5	V
		PWM Mode,	$T_J = -20^{\circ}C$ to $85^{\circ}C$	-1%		1%	
V <sub>OUT</sub>	Feedback Voltage Accuracy	V <sub>IN</sub> ≥ V <sub>OUT</sub> + 1 V	$T_J = -40^{\circ}C$ to $125^{\circ}C$	-1.4%		1.3%	
V <sub>OUT</sub>	Feedback Voltage Accuracy	Power Save Mo C <sub>OUT</sub> = 4 x 22 μ	Power Save Mode, L = 0.47 $\mu$ H, C <sub>OUT</sub> = 4 x 22 $\mu$ F <sup>(1)</sup>			2.5%	
	Output Discharge Current <sup>(2)</sup>	$EN = Low, V_{OUT} = 2.5 V$			120		mA
	Load Regulation	V <sub>OUT</sub> = 1.8 V, PWM mode operation			0.02		%/A
	Line Regulation	2.6 V $\leq$ V <sub>IN</sub> $\leq$ 5.5 V, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 6 A, PWM mode operation			0.02		%/V

(1) The output voltage accuracy in Power Save Mode can be improved by increasing the output capacitor value, reducing the output voltage ripple.

(2) For detailed information on output discharge see Active Output Discharge.



# 6.6 Typical Characteristics






# 7 Detailed Description

## 7.1 Overview

The TPSM82480 is a high efficiency synchronous switched mode step-down converter module based on a 2phase peak current control topology. It is designed for smallest solution size low-profile applications, converting a 2.4 V to 5.5 V input voltage into a lower 0.6 V to 5.5 V output voltage. While an outer voltage loop sets the regulation threshold for the inner current loop, based on the actual  $V_{OUT}$  level, the inner current loop regulates to the actual peak inductor current level for every switching cycle. The regulation network is internally compensated. While the ON-time is determined by duty cycle, inductance and cycle peak current, the switching frequency of typically 2.2 MHz is set by a predicted OFF-time. The device features a Power Save Mode (PSM) to keep the conversion efficiency high over the whole load current range.

The TPSM82480 is a 2-phase converter, sharing the load among the phases. Identical in construction, the second phase control is connected with an adaptive delay to the first phase. Both the phases use the same regulation threshold and cycle-by-cycle peak current setpoint. This ensures a phase-shifted as well as current-balanced operation. Using the advantages of the 2-phase topology, a 6-A continuous output current is provided with high performance and as small as possible solution size.



## 7.2 Functional Block Diagram

Copyright © 2017, Texas Instruments Incorporated

图 6. TPSM82480



#### 7.3 Feature Description

The device starts operation, when VIN is present and enable (EN) is set High. Since the boundary EN thresholds are specified with 1.2 V for rising and 0.4 V for falling voltages, the typical values are 0.85 V (rising) and 0.65 V (falling). The device is disabled by pulling EN Low. Leaving the EN pin floating is not recommended.

#### 7.3.2 Soft Start (SS), Pre-biased Output

The internal soft start circuit controls the output voltage slope during startup. This avoids excessive inrush current and provides an adjustable controlled output-voltage rise time. The soft start also prevents unwanted voltage drop from high impedance power sources or batteries.

When EN is set to start device operation, the device starts switching after a delay of typically 200 µs and VOUT rises with a slope, controlled by the external capacitor which is connected to the SS/TR pin (soft start). Leaving the SS/TR pin floating or connecting to VIN provides internally set fastest startup with a soft start slope of about 80us. See *Application Curves* for typical startup operation.

The device can start into a pre-biased output. In this case, the device starts switching, only when the internal set point for VOUT increases above the pre-biased voltage level.

## 7.3.3 Tracking (TR)

The device tracks an external voltage applied to the SS/TR pin. The FB voltage tracks the external voltage as long as it is below about 0.6V. Above 0.6V the device goes to normal operation. If the voltage at the SS/TR pin decreases below about 0.6V, the FB voltage tracks again this voltage. See *Tracking* for further details.

#### 7.3.4 Output Voltage Select (VSEL)

A resistive divider (VOUT to FB to AGND) sets the output voltage of the TPSM82480. Providing a logic High level at the VSEL pin, the RS pin is pulled to ground, so that a resistor, between FB and RS pins is connected in parallel to the lower resistor of the divider. This sets a different higher output voltage and can be used for dynamic voltage scaling (see Setting  $V_{OUT2}$  Using the VSEL Feature).

If the VSEL pin is set Low, the device connects an internal pull down resistor to the pin, keeping the internal logic level Low, even if the pin is floating afterwards. The device disconnects the resistor, if the pin is set to High.

#### 7.3.5 Forced PWM (MODE)

To avoid *Power Save Mode (PSM) Operation*, the device can be forced to PWM mode operation by pulling the MODE pin High. In this case the device operates continuously with it's nominal switching frequency and the minimum peak current can go as low as -500 mA.

If the MODE pin is set Low, the device connects an internal pull down resistor to keep the internal logic level Low, even if the pin is floating afterwards. The device disconnects the resistor, if the pin is set to High.

## 7.3.6 Power Good (PG)

The TPSM82480 has a built in power good function. The PG pin goes High, when the output voltage has reached its nominal value. Otherwise, including when disabled, in UVLO or thermal shutdown, PG is Low. The PG pin is an open drain output that requires a pull-up resistor and can sink typically 2mA. If not used, the PG pin can be left floating or grounded.

## 7.3.7 Thermal Good (TG)

As long as the junction temperature of the TPSM82480 is below the thermal good temperature of typically 120°C, the logic level at the TG pin is High. If the junction temperature exceeds that temperature, the TG pin goes Low. This can be used for the system to take action preventing excessive heating or even thermal shutdown. The TG pin is an open drain output that requires a pull-up resistor and can sink typically 2mA. If not used, the TG pin can be left floating or grounded.

# Feature Description (接下页)

# 7.3.8 Active Output Discharge

## 7.3.9 Undervoltage Lockout (UVLO)

The undervoltage lockout prevents misoperation of the device, if the input voltage drops below the UVLO threshold which is set to typically 2.3 V. The converter starts operation again once the input voltage exceeds the threshold by a hysteresis of typically 200 mV.

## 7.3.10 Thermal Shutdown

The junction temperature (T<sub>J</sub>) of the device is monitored by an internal temperature sensor. If T<sub>J</sub> exceeds 160°C (typical), the device goes in thermal shutdown with a hysteresis of about 10°C. Both the power FETs are turned off and the PG pin goes Low. Once T<sub>1</sub> has decreased enough, the device resumes normal operation with Soft Start.

## 7.4 Device Functional Modes

## 7.4.1 Pulse Width Modulation (PWM) Operation

The TPSM82480 is based on a predictive OFF-time peak current control topology, operating with PWM in continuous conduction mode for current loads larger than half the ripple current. The switching frequency is typically 2.2MHz. Both the master and follower phase regulate to the same VOUT level, each with a separate current loop, using the same peak current set point, cycle by cycle. This provides excellent peak current balancing, independent of inductor dc resistance matching. Since the follower phase operates with an adaptive delay to the master phase, phase shifted operation is always obtained. If the load current decreases, the device runs with the master phase only (see Phase Add/Shed and Current Balancing).

PWM only mode can be forced by pulling MODE pin High. If MODE is set Low, the device features an automatic transition into Power Save Mode, entered at light loads, running in discontinuous conduction mode (DCM).

## 7.4.2 Power Save Mode (PSM) Operation

As the load current decreases to half the ripple current, the converter enters Power Save Mode operation. During PSM, the converter operates with reduced switching frequency maintaining high conversion efficiency. Power Save Mode is based on an adaptive peak current target, to keep output voltage ripple low. Since each pulse shifts  $V_{OUT}$  up, a pause time happens until  $V_{OUT}$  trips the internal  $V_{OUT}$  tow threshold again and the next pulse takes place.

The switching frequency in PSM (one phase operation) calculates as:

$$f_{SW(PSM)} = \frac{2 \cdot I_{OUT} \cdot V_{OUT} (V_{IN} - V_{OUT})}{L \cdot I_{PEAK}^2 \cdot V_{IN}}$$

## 7.4.3 Minimum Duty Cycle and 100% Mode Operation

The minimum on-time, which is typically 70ns, normally determines a limit on the minimum operating duty cycle. The calculation is:

$$DC_{min} = 70ns \cdot 100\% \cdot f_{SW}$$
[Hz]

However, a frequency foldback lowers the switching frequency depending on the duty cycle and ensures proper regulation for every duty cycle.

www.ti.com.cn

(1)

(2)



### Device Functional Modes (接下页)

There is no limit towards maximum duty cycle. When the input voltage becomes close to the output voltage, the device enters automatically 100% duty cycle mode and both high-side FETs switch on as long as VOUT remains below the regulation setpoint. In this case, the voltage drop across the high-side FETs and the inductors determines the output voltage level. An estimate for the minimum input voltage to maintain output voltage regulation is:

$$V_{\text{IN(min)}} = V_{\text{OUT(min)}} + I_{\text{OUT}} \left[ \frac{R_{\text{DS(ON)}}}{2} + 13.5 \text{m}\Omega \right]$$
(3)

Where the maximum DCR of the inductors is  $27m\Omega$ .

In 100% duty cycle mode, the low-side FETs are switched off. The typical quiescent current in 100% mode is 3.5 mA.

#### 7.4.4 Phase Shifted Operation

Using an inherent benefit of the two-phase conversion, the two phases of TPSM82480 run out of phase. For every switching cycle, the second phase is not allowed to turn on its high-side FET until the master phase has reached its peak current value. This limits the input RMS current and corresponding switching noise.

#### 7.4.5 Phase Add/Shed and Current Balancing

When the load current is below the internal threshold, only the master phase operates. The second phase activates, if the load current exceeds the threshold of typically 1.7 A. The second phase powers off with a hysteresis of about 0.5 A, when the load current decreases.

#### 7.4.6 Current Limit and Short Circuit Protection

Each phase has a separate integrated peak current limit. The dc values are specified in the *Electrical Characteristics*. While its minimum value limits the output current of the phase, the maximum number gives the current that must be considered to flow in some operating case (e.g. overload). At the peak current limit, the device provides its maximum output current.

However, if the current limit situation remains for 512 consecutive switching cycles, the peak current folds back to about 1/3 of the regular limit. This limits the output power for over current and short circuit events. The foldback current limit is released to the normal one only if the load current has decreased as far as needed to undercut the (foldback) peak current limit.



## 8 Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TPSM82480 is a switched mode step-down converter module, able to convert a 2.4-V to 5.5-V input voltage into a lower 0.6-V to 5.5-V output voltage, providing up to 6 A continuous output current. It needs a minimum amount of external components. Apart from the output and input capacitors, additional resistors or capacitors are only needed to enable features like soft start, adjustable and selectable output voltage as well as Power Good and/or Thermal Good.

## 8.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

## 图 7. Typical Application using TPSM82480 for a 6A Point-Of-Load Power Supply

#### 8.2.1 Design Requirements

The following design guideline provides a range for the component selection to operate within the recommended operating conditions. 表 1 shows the components selection that was used for the measurements shown in the *Application Curves*.

# Typical Application (接下页)

## 表 1. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER
Power Module	5.5-V, 6-A step-down module with integrated inductor	TPSM82480MOP, Texas Instruments
C1, C2	2x22-µF, 10-V, ceramic, 0603, X5R	GRM188R61A226ME15#, muRata
C3, C4, C7, C8	4x22-µF, 25-V, ceramic, 0805, X5R	GRM21BR61E226ME44L, muRata
C5	3300-pF, 10-V, ceramic, 0402	Standard
R1, R2, R3	Depending on Vout1 and Vout2, chip, 0402, 0.1%	Standard
R4, R5	470-kΩ, chip, 0603, 1/16-W, 1%	Standard

#### 8.2.2 Detailed Design Procedure

#### 8.2.2.1 Setting the Adjustable Output Voltage

While the device regulates the FB voltage to 0.6V, the output voltage is specified from 0.6 to 5.5 V. A resistive divider (from VOUT to FB to AGND) sets the actual output voltage of the TPSM82480.  $\Delta \pm 4$  and  $\Delta \pm 5$  are calculating the values of the resistors. First, determining the current through the resistive divider leads to the total resistance (R<sub>1</sub> + R<sub>2</sub>). A minimum divider current of about 5  $\mu$ A is recommended and can be higher if needed.

$$R_{1} + R_{2} = \frac{V_{OUT}}{I_{FB}}$$

$$R_{2} = \frac{V_{REF}}{V_{OUT}} (R_{1} + R_{2})$$
(5)

## 8.2.2.2 Setting V<sub>OUT2</sub> Using the VSEL Feature

A V<sub>OUT</sub> level, different as set with R<sub>1</sub> and R<sub>2</sub> (see Setting the Adjustable Output Voltage), can be forced by connecting R<sub>3</sub> between FB and RS pins and pulling VSEL High. R<sub>3</sub> is calculated using  $\Delta \pm 6$ .

$$R_{3} = \frac{V_{1} \cdot R_{1} \cdot R_{2}^{2}}{(V_{2} - V_{1}) \cdot (R_{1} \cdot R_{2} + R_{2}^{2})} \quad \text{for} \quad (V_{2} > V_{1})$$
(6)

where:

V1 is the lower level output voltage and

 $V_2$  the higher level output voltage.

#### 8.2.2.3 Output Capacitor Selection

The recommended minimum output capacitance is 4 x 22  $\mu$ F, that can be ceramic capacitors exclusively. A larger value of C<sub>OUT</sub> might be needed for V<sub>OUT</sub>  $\leq$  1.8V, to improve transient response performance, as well as for V<sub>OUT</sub> > 3.3 V to compensate for voltage bias effects of the ceramic capacitors. The usage of an additional feed forward capacitor can help reducing amount of output capacitance that is needed to achieve a certain transient response target (see  $\frac{1}{5}$  3).

The TPSM82480 provides a wide output voltage range of 0.6 V to 5.5 V. While stability is a critical criteria for the output filter selection, the output capacitor value also determines transient response behavior, ripple and accuracy of V<sub>OUT</sub>. The internal compensation is designed for an output capacitance range from about 50  $\mu$ F to 150  $\mu$ F effectively. Since ceramic capacitors are used preferably, this translates into nominal values of 4 x 22  $\mu$ F to 4 x 47  $\mu$ F and mainly depends on the output voltage. The following values are recommended:

**ISTRUMENTS** 

#### 表 2. Recommended Output Capacitor Values (nominal)

	V <sub>OUT</sub> ≤ 1.0V	1.0V ≤ V <sub>OUT</sub> ≤ 3.3V	V <sub>OUT</sub> ≥ 3.3V
2x22µF			
4x22µF		$\checkmark$	
4x47µF	$\checkmark$	$\checkmark$	$\checkmark$
6x47µF			

Beyond the recommendations in  $\frac{1}{5}$  2, other values can be chosen and might be suitable depending on VOUT and actual effective capacitance. In such case, stability needs to be checked within the actual environment.

Even if the output capacitance is sufficient for stability, a different value might be desirable to improve the transient response behavior.  $\frac{1}{5}$  3 can be used to determine capacitor values for specific transient response targets:

Output Voltage [V]	Load Step [A]	Output Capacitor Value <sup>(1)</sup>	Feedforward Capacitor <sup>(1)</sup>	Typical Transient Response Accuracy					
				±mV	±%				
1.0	0 - 3	-	50	5					
1.0	3 - 6	- 4 x 47μF		50	5				
1.8	0 - 3	4 · · · 00 · · F	20-F	50	3				
	3 - 6	- 4 x 22μF	36pF	50	3				
2.5	0 - 3	4 · · · 00 · · F	20-F	62	2.5				
	3 - 6	– 4 x 22μF	36pF	50	2				
3.3	0 - 3	4 47.15	20- F	100	3				
	3 - 6	– 4 x 47μF	36pF	80	2.5				

#### 表 3. Recommended Output Capacitor Values (nominal)

(1) The values in the table are nominal values. The effective capacitance can differ significantly, depending on package size, voltage rating and dielectric material.

The architecture of the TPSM82480 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use X5R or X7R dielectrics. Using even higher values than demanded for stability and transient response has further advantages like smaller voltage ripple and tighter dc output accuracy in Power Save Mode.

## 8.2.2.4 Input Capacitor Selection

The input current of a buck converter is pulsating. Therefore, a low ESR input capacitor is required to prevent large voltage transients at the source but still providing peak currents to the device. The recommended Capacitance value for most applications is  $2 \times 10 \mu$ F, split between the VIN1 and VIN2 inputs and placed as close as possible to these pins and PGND pins. If additional capacitance is needed, it can be added as bulk capacitance. To ensure proper operation, the effective capacitance at the VIN pins must not fall below  $2 \times 5 \mu$ F.

Low ESR multilayer ceramic capacitors are recommended for best filtering. Increasing with input voltage, the dc bias effect reduces the nominal capacitance value significantly. To decrease input ripple current further, larger values of input capacitors can be used.

## 8.2.2.5 Soft Start Capacitor Selection


The soft start ramp time can be set externally connecting a capacitor between the SS/TR and AGND pins. The capacitor value  $C_{SS}$  that is needed to get a specific rising time  $\Delta t_{SS}$  calculates as:

$$C_{SS} = \Delta t_{SS} \cdot \frac{5.25 \mu A}{0.6 V}$$

(7)



Since the device has an internal delay time  $\Delta t_{DELAY}$  from EN=High to start switching, the overall startup time is longer as shown in  $\mathbb{R}$  8.




If very large output capacitances are used (e.g. >4x47µF), the use of a soft start capacitor is mandatory to avoid current limit foldback during startup (see Current Limit and Short Circuit Protection).

#### 8.2.2.6 Tracking

For values up to 0.6V, an external voltage, connected to the SS/TR pin, drives the voltage level at the FB pin. In doing so, the voltage at the FB pin is directly proportional to the voltage at the SS/TR pin.

When choosing the resistive divider proportion according to  $\Delta \pm 8$ , V<sub>OUT</sub> tracks V<sub>TR</sub> simultaneously.

$$\frac{\mathsf{R}_1}{\mathsf{R}_2} = \frac{\mathsf{R}_3}{\mathsf{R}_4} \tag{8}$$



Copyright © 2017, Texas Instruments Incorporated

#### 图 9. Voltage Tracking

TPSM82480 ZHCSHU5A – JULY 2017 – REVISED MARCH 2018

Following the example of Setting the Adjustable Output Voltage with  $V_{OUT} = 1.8 \text{ V}$ ,  $R_1 = 240 \text{ k}\Omega$  and  $R_2 = 120 \text{ k}\Omega$ ,  $\Delta \vec{x} \neq 9$  and  $\Delta \vec{x} \neq 10$  calculate R3 and R4, connected to the SS/TR pin. Different to the resistive divider at the FB pin, a larger current must be chosen, to avoid a tracking offset caused by the 5.25 µA current that flows out of the SS/TR pin. Assuming a 250 µA current,  $R_4$  calculates as follows:

$$\mathsf{R}_4 = \frac{0.6\mathsf{V}}{250\mu\mathsf{A}} = 2.4\mathsf{k}\Omega$$

 $R_3$  calculates now rearranging  $\Delta \pm 8$ :

$$\mathsf{R}_3 = \mathsf{R}_4 \cdot \frac{\mathsf{R}_1}{\mathsf{R}_2} = 2.4 \mathrm{k}\Omega \cdot \frac{240 \mathrm{k}\Omega}{120 \mathrm{k}\Omega} = 4.8 \mathrm{k}\Omega \tag{10}$$

However, the following limitations can influence the tracking accuracy:

- The upper limit of the SS/TR voltage that can be tracked is about 0.6V. Since it is detected internally by a comparator, process variation and ramp speed can cause up to ±30 mV different threshold.
- In case that the voltage at SS/TR ramps up immediately when VIN is supplied or EN is set High, the internal startup delay, Δt<sub>DELAY</sub>, delays the ramp of V<sub>OUT</sub>. The internal ramp starts after Δt<sub>DELAY</sub> at the voltage level, which is actually present at the SS/TR pin.
- The tracking down speed is limited by the RC time constant of the internal output discharge (always connected when tracking down) and the actual load with the output capacitance. Note: The device tracks down with the same behavior for MODE High (Forced PWM) and Low (Auto PSM).

#### 8.2.2.7 Thermal Good

The Thermal Good pin provides an open drain output. The logic level is given by the pull up source which can be VOUT. In this case, TG goes or stays Low, when the device switches off due to EN, UVLO or Thermal Shutdown.

When using an independent source for the pull up logic, the logic behavior at shutdown differs, because the TG pin internally goes high impedance. As before, TG goes Low when TG threshold is reached, but goes back High in the event of being switched off (e.g. Thermal Shutdown).




www.ti.com.cn

(9)



#### 8.2.3 Application Curves

 $V_{IN}$ = 3.6 V,  $V_{OUT}$  = 1.8V (R1 / R2 = 240 k $\Omega$  / 120 k $\Omega$ ),  $T_A$  = 25°C, (unless otherwise noted)



TEXAS INSTRUMENTS

www.ti.com.cn

**TPSM82480** 


ZHCSHU5A-JULY 2017-REVISED MARCH 2018

1.81 1.81 Output Voltage (V) Output Voltage (V) IOUT=10mA IOUT=100mA IOUT=1A VIN=3.6V VIN=4.4V IOUT=6A VIN=5.4V 1.80 L 100u 1.80 L 2.6 3.1 3.6 5.5 10m 100m 10 4.1 4.6 5.1 1m 1 Output Current (A) Input Voltage (V) GOD GOD 图 16. Output Voltage vs Output Current 图 17. Output Voltage vs Input Voltage (Load Regulation) (Line Regulation) 10 10 9 9 8 8 Output Current (A) Output Current (A) 7 7 85°C 25°C -40°C 25°C -40°C 85°C 6 6 5 5 4 4 3 3 2 2 1 L 2.6 1 3.1 3.6 4.1 4.6 5.1 5.5 5.6 5.7 5.8 5.9 6 Input Voltage (V) Input Voltage (V) G000 G000  $V_{OUT} = 0.6 V$  $V_{OUT}$  = 5.5 V 图 18. Maximum Output Current 图 19. Maximum Output Current 3.0 3.0 VIN=5.5V VIN=2.6V VIN=3.6V 2.5 2.5 Switching Frequency (MHz) Switching Frequency (MHz) 2.0 2.0 VIN=3.6V 1.5 1.5 1.0 1.0 VIN=5.5V VIN=3.0V 0.5 0.5 VOUT=2.5V VOUT=1.0V 0.0 0.0 0 1 2 3 5 6 0 1 2 3 5 6 4 4 Output Current (A) Output Current (A) V<sub>OUT</sub> = 2.5 V  $V_{OUT} = 1 V$ 图 20. Switching Frequency vs Output Current 图 21. Switching Frequency vs Output Current



**TPSM82480** 


ZHCSHU5A – JULY 2017 – REVISED MARCH 2018






#### **TPSM82480**

ZHCSHU5A-JULY 2017-REVISED MARCH 2018





**TPSM82480** 




TPSM82480 ZHCSHU5A – JULY 2017–REVISED MARCH 2018 TEXAS INSTRUMENTS

www.ti.com.cn

## 8.3 System Examples

This section provides typical schematics for commonly used output voltage values.



Copyright © 2017, Texas Instruments Incorporated

图 38. A typical 1.8 V & 2.5 V, 6 A Power Supply

OUTPUT VOLTAGE	R1	R2	R3
2.5V and 3.3V	380kΩ	120kΩ	285kΩ
1.2V and 1.8V	120kΩ	120kΩ	120kΩ
0.9V and 1.0V	60kΩ	120kΩ	360kΩ

表 4. Resistive Divider Values for different Combinations of Vout	表 4.	Resistive	Divider	Values for	different	Combinations	of Vour
--	------	-----------	---------	------------	-----------	--------------	---------

# 9 Power Supply Recommendations

The TPSM82480 is designed to operate from a 2.4-V to 5.5-V input voltage supply. The input power supply's output current needs to be rated according to the output voltage and the output current of the power rail application.



## 10 Layout

## **10.1 Layout Guidelines**

A recommended PCB layout for the TPSM82480 dual phase solution is shown below. It ensures best electrical and optimized thermal performance considering the following important topics:

- Both  $V_{OUT1}$  and  $V_{OUT2}$  must be connected to build a common VOUT structure.

- The input capacitors must be placed as close as possible to the appropriate pins of the device. This provides low resistive and inductive paths for the high di/dt input current. The input capacitance is split, as is the  $V_{IN}$  connection, to avoid interference between the input lines.

- The V<sub>OUT</sub> regulation loop is closed with  $C_{OUT}$  and its ground connection. To avoid PGND noise crosstalk, PGND is kept split for the regulation loop. If a ground layer or plane is used, a direct connection by vias, as shown, is recommended. Otherwise the connection of  $C_{OUT}$  to GND must be short for good load regulation.

- The FB node is sensitive to dv/dt signals. Therefore the resistive divider should be placed close to the FB (and RS pin in case of using R<sub>3</sub>) pin, avoiding long trace distance.

For more detailed information about the actual EVM solution, see SLVUAI6.

## 10.2 Layout Example




图 39. TPSM82480 Board Layout

TPSM82480 ZHCSHU5A – JULY 2017 – REVISED MARCH 2018

www.ti.com.cn

Instruments

Texas

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

如需相关文档,请参阅:

• 《TPSM82480EVM-BSR002 评估模块用户指南》, SLVUB57

## 11.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。请单击右上角的提醒我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.4 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损 伤。

## 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,也 不会对此文档进行修订。如欲获取此数据表的浏览器版本,请参阅左侧的导航。



14-Feb-2021

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM82480MOPR	ACTIVE	QFM	MOP	24	3000	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 125	82480	Samples
TPSM82480MOPT	ACTIVE	QFM	MOP	24	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-40 to 125	82480	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com


# PACKAGE OPTION ADDENDUM

14-Feb-2021

# **PACKAGE OUTLINE**

# QFM - 1.55 mm max height

QUAD FLAT MODULE



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.




# **MOP0024A**

# **MOP0024A**

# **EXAMPLE BOARD LAYOUT**

# QFM - 1.55 mm max height

QUAD FLAT MODULE



NOTES: (continued)

3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view.




# **MOP0024A**

# **EXAMPLE STENCIL DESIGN**

# QFM - 1.55 mm max height

QUAD FLAT MODULE



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司