

## 具有三态输出寄存器的 SNx4HC595 8 位移位寄存器

### 1 特性

- 8 位串行输入/并行输出移位寄存器
- 2V 至 6V 的宽工作电压范围
- 高电流三态输出最多可驱动 15 个低功耗肖特基晶体管-晶体管逻辑器件 (LSTTL) 负载
- 低功耗：80  $\mu$ A (最大值)  $I_{CC}$
- $t_{pd} = 13ns$  (典型值)
- 电压为 5V 时，输出驱动为  $\pm 6mA$
- 低输入电流：1  $\mu$ A (最大值)
- 移位寄存器具有直接清零功能
- 对于符合 MIL-PRF-38535 标准的产品，所有参数均经过测试，除非另外注明。对于所有其他产品，生产流程不一定包含对所有参数的测试。

### 2 应用

- 网络交换机
- 电力基础设施
- LED 显示屏
- 服务器


### 3 说明

SNx4HC595 器件包含对 8 位 D 类存储寄存器进行馈送的 8 位串行输入/并行输出移位寄存器。存储寄存器具有并行三态输出。移位寄存器和存储寄存器分别有单独的时钟。移位寄存器具有一个直接覆盖清零 (SRCLR) 输入以及用于级联结构的串行 (SER) 输入和串行输出。当输出使能端 (OE) 输入为高电平时，输出处于高阻抗状态。

#### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸 (标称值)
SN54HC595FK	LCCC (20)	8.89mm × 8.89mm
SN54HC595J	陶瓷双列直插封装 (CDIP) (16)	21.34mm × 6.92mm
SN74HC595N	PDIP (16)	19.31 mm × 6.35 mm
SN74HC595D	SOIC (16)	9.90mm × 3.90mm
SN74HC595DW	SOIC (16)	10.30mm x 7.50mm
SN74HC595DB	SSOP (16)	6.20mm x 5.30mm
SN74HC595PW	TSSOP (16)	5.00mm × 4.40mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



功能方框图



## 内容

<b>1 特性</b> .....	1	8.2 功能方框图	11
<b>2 应用</b> .....	1	8.3 特性说明	12
<b>3 说明</b> .....	1	8.4 器件功能模式	12
<b>4 修订历史记录</b> .....	2	<b>9 应用和实施</b> .....	13
<b>5 引脚配置和功能</b> .....	3	9.1 应用信息	13
<b>6 规格</b> .....	4	9.2 典型应用	13
6.1 绝对最大额定值	4	<b>10 电源相关建议</b> .....	15
6.2 ESD 等级	4	<b>11 布局</b> .....	15
6.3 建议的操作条件	4	11.1 布局指南	15
6.4 热性能信息	5	11.2 布局示例	15
6.5 电气特性	5	<b>12 器件和文档支持</b> .....	16
6.6 时序要求	6	12.1 文档支持	16
6.7 开关特性	8	12.2 支持资源	16
6.8 工作特性	8	12.3 商标	16
6.9 典型特性	9	12.4 静电放电警告	16
<b>7 参数测量信息</b> .....	10	12.5 术语表	16
<b>8 详细说明</b> .....	11	<b>13 机械、封装和可订购信息</b> .....	16
8.1 概述	11		


## 4 修订历史记录

注：以前版本的页码可能与当前版本的页码不同


<b>Changes from Revision H (November 2009) to Revision I (August 2015)</b>	<b>Page</b>
• 添加了应用部分、器件信息表、引脚配置和功能部分、ESD 等级表、热性能信息表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分	1
• 删除了订购信息表	1
• 向特性列表中添加了“军用免责声明”。	1

<b>Changes from Revision I (August 2015) to Revision J (October 2021)</b>	<b>Page</b>
• 更新了器件信息表、ESD 等级表和器件功能模式表以符合现代数据表标准	1

## 5 引脚配置和功能



D、N、NS、J、DB 或 PW 封装  
16 引脚 SOIC、PDIP、SO、CDIP、SSOP 或 TSSOP  
顶视图



FK 封装  
20 引脚 LCCC  
顶视图

表 5-1. 引脚功能

名称	引脚		I/O <sup>(1)</sup>	说明
	SOIC、PDIP、SO、CDIP、SSOP 或 TSSOP	LCCC		
GND	8	10	—	接地引脚
$\overline{OE}$	13	17	I	输出使能
$Q_A$	15	19	O	$Q_A$ 输出
$Q_B$	1	2	O	$Q_B$ 输出
$Q_C$	2	3	O	$Q_C$ 输出
$Q_D$	3	4	O	$Q_D$ 输出
$Q_E$	4	5	O	$Q_E$ 输出
$Q_F$	5	7	O	$Q_F$ 输出
$Q_G$	6	8	O	$Q_G$ 输出
$Q_H$	7	9	O	$Q_H$ 输出
$Q_{H'}$	9	12	O	$Q_{H'}$ 输出
RCLK	12	14	I	RCLK 输入
SER	14	18	I	SER 输入
SRCLK	11	14	I	SRCLK 输入
$\overline{SRCLR}$	10	13	I	$\overline{SRCLR}$ 输入
NC	—	1	—	无连接
		16		
		11		
		16		
$V_{CC}$	—	20	—	电源引脚

(1) 信号类型：I = 输入，O = 输出，I/O = 输入或输出。

## 6 规格

### 6.1 绝对最大额定值

在自然通风条件下的工作温度范围内 (除非另有说明) <sup>(1)</sup>

		最小值	最大值	单位
V <sub>CC</sub>	电源电压	-0.5	7	V
I <sub>IK</sub>	输入钳位电流 <sup>(2)</sup>	V <sub>I</sub> < 0 或 V <sub>I</sub> > V <sub>CC</sub>		±20 mA
I <sub>OK</sub>	输出钳位电流 <sup>(2)</sup>	V <sub>O</sub> < 0 或 V <sub>O</sub> > V <sub>CC</sub>		±20 mA
I <sub>O</sub>	持续输出电流	V <sub>O</sub> = 0 至 V <sub>CC</sub>		±35 mA
通过 V <sub>CC</sub> 或 GND 的持续电流				±70 mA
T <sub>J</sub>	结温			150 °C
T <sub>stg</sub>	存储温度	-65	150	°C

- (1) 应力超出绝对最大额定值下列出的值可能会对器件造成损坏。这些仅为压力额定值，并不表示器件在这些条件下以及在建议运行条件以外的任何其他条件下能够正常运行。长时间处于绝对最大额定条件下可能会影响器件的可靠性。
- (2) 如果遵守输入和输出电流额定值，输入和输出电压可超过额定值。

### 6.2 ESD 等级

		值	单位
V <sub>(ESD)</sub> 静电放电	人体放电模型 (HBM), 符合 ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	2000	V
	充电器件模型 (CDM), 符合 ANSI/ESDA/JEDEC JS-002 标准 <sup>(2)</sup>	1000	

- (1) JEDEC 文件 JEP155 指出：500V HBM 可实现在标准 ESD 控制流程下安全生产。
- (2) JEDEC 文件 JEP157 指出：250V CDM 可实现在标准 ESD 控制流程下安全生产。

### 6.3 建议的操作条件

在自然通风条件下的工作温度范围内测得 (除非另有说明) <sup>(1)</sup>

		SN54HC595			SN74HC595			单位
		最小值	标称值	最大值	最小值	标称值	最大值	
V <sub>CC</sub>	电源电压	2	5	6	2	5	6	V
V <sub>IH</sub>	高电平输入电压	V <sub>CC</sub> = 2 V		1.5	1.5			V
		V <sub>CC</sub> = 4.5V		3.15	3.15			
		V <sub>CC</sub> = 6 V		4.2	4.2			
V <sub>IL</sub>	低电平输入电压	V <sub>CC</sub> = 2 V			0.5		0.5	V
		V <sub>CC</sub> = 4.5V			1.35		1.35	
		V <sub>CC</sub> = 6 V			1.8		1.8	
V <sub>I</sub>	输入电压	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
V <sub>O</sub>	输出电压	0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
Δt/Δv	输入转换上升/下降时间 <sup>(2)</sup>	V <sub>CC</sub> = 2 V			1000		1000	ns
		V <sub>CC</sub> = 4.5V			500		500	
		V <sub>CC</sub> = 6 V			400		400	
T <sub>A</sub>	自然通风条件下的工作温度范围	-55		125	-40		85	°C

- (1) 器件所有的未使用输入必须被保持在 V<sub>CC</sub> 或 GND 以确保器件正常运行。请参阅 TI 应用报告 [慢速或浮点 CMOS 输入的影响, SCBA004](#)。
- (2) 如果此器件用于阈值区域 (从 V<sub>ILmax</sub> = 0.5V 至 V<sub>IHmin</sub> = 1.5V), 感应接地有可能进入错误状态, 导致双时钟。在 t<sub>t</sub> = 1000ns 且 V<sub>CC</sub> = 2V 的输入范围内工作不会损坏器件; 但在功能上, 在移位、计数或切换操作模式下不能确保 CLK 输入。

## 6.4 热性能信息

热指标 <sup>(1)</sup>	SN74HC595						单位
	D (SOIC)	DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	
	16 引脚	16 引脚	16 引脚	16 引脚	16 引脚	16 引脚	
$R_{\theta JA}$ 结至环境热阻	73	82	57	67	64	108	°C/W

(1) 有关新旧热指标的更多信息，请参阅 *半导体和 IC 封装热指标应用报告*，[SPRA953](#)。

## 6.5 电气特性

在推荐的自然通风条件下的工作温度范围（除非另外注明）


参数	测试条件		$V_{CC}$	$T_A = 25^\circ\text{C}$			SN54HC595		SN74HC595		单位
				最小值	典型值	最大值	最小值	最大值	最小值	最大值	
$V_{OH}$	$V_I = V_{IH}$ 或 $V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2V	1.9	1.998		1.9		1.9	V	
			4.5V	4.4	4.499		4.4		4.4		
			6V	5.9	5.999		5.9		5.9		
		4.5V	$Q_{H'}$ , $I_{OH} = -4\text{mA}$	3.98	4.3		3.7		3.84		
			$Q_A - Q_H$ , $I_{OH} = -6\text{mA}$	3.98	4.3		3.7		3.84		
			$Q_{H'}$ , $I_{OH} = -5.2\text{mA}$	5.48	5.8		5.2		5.34		
6V	$Q_A - Q_H$ , $I_{OH} = -7.8\text{mA}$	5.48	5.8		5.2		5.34				
$V_{OL}$	$V_I = V_{IH}$ 或 $V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2V		0.002	0.1		0.1		0.1	V
			4.5V		0.001	0.1		0.1		0.1	
			6V		0.001	0.1		0.1		0.1	
		4.5V	$Q_{H'}$ , $I_{OL} = 4\text{mA}$		0.17	0.26		0.4		0.33	
			$Q_A - Q_H$ , $I_{OL} = 6\text{mA}$		0.17	0.26		0.4		0.33	
			$Q_{H'}$ , $I_{OL} = 5.2\text{mA}$		0.15	0.26		0.4		0.33	
6V	$Q_A - Q_H$ , $I_{OL} = 7.8\text{mA}$		0.15	0.26		0.4		0.33			
$I_I$	$V_I = V_{CC}$ 或 0		6V		$\pm 0.1$	$\pm 100$		$\pm 1000$		$\pm 1000$	nA
$I_{OZ}$	$V_O = V_{CC}$ 或 0, $Q_A - Q_H$		6V		$\pm 0.01$	$\pm 0.5$		$\pm 10$		$\pm 5$	$\mu\text{A}$
$I_{CC}$	$V_I = V_{CC}$ 或 0, $I_O = 0$		6V			8		160		80	$\mu\text{A}$
$C_i$			2V 至 6V		3	10		10		10	pF

## 6.6 时序要求

在自然通风条件下的工作温度范围内测得（除非另有说明）

		V <sub>CC</sub>	T <sub>A</sub> = 25°C		SN54HC595		SN74HC595		单位
			最小值	最大值	最小值	最大值	最小值	最大值	
f <sub>clock</sub>	时钟频率	2V		6		4.2		5	MHz
		4.5V		31		21		25	
		6V		36		25		29	
t <sub>w</sub>	SRCLK 或 RCLK 为高电平或低电平	2V	80		120		100	ns	
		4.5V	16		24		20		
		6V	14		20		17		
	SRCLR 为低电平	2V	80		120		100		
		4.5V	16		24		20		
		6V	14		20		17		
t <sub>su</sub>	SRCLK ↑ 之前的 SER	2V	100		150		125	ns	
		4.5V	20		30		25		
		6V	17		25		21		
	SRCLK ↑ 在 RCLK ↑ 之前 <sup>(1)</sup>	2V	75		113		94		
		4.5V	15		23		19		
		6V	13		19		16		
	SRCLR 在 RCLK ↑ 之前为低电平	2V	50		75		65		
		4.5V	10		15		13		
		6V	9		13		11		
	SRCLR 在 SRCLK ↑ 之前为高电平（无效）	2V	50		75		60		
		4.5V	10		15		12		
		6V	9		13		11		
t <sub>h</sub>	保持时间，SER 在 SRCLK ↑ 之后	2V	0		0		0	ns	
		4.5V	0		0		0		
		6V	0		0		0		

- (1) 该建立时间允许存储寄存器从移位寄存器接收稳定的数据。时钟可以捆绑在一起，在这种情况下，移位寄存器比存储寄存器提前一个时钟脉冲。




NOTE:  implies that the output is in 3-State mode.

图 6-1. 时序图

## 6.7 开关特性

在建议的自然通风条件下的工作温度范围内。

参数	从 (输入)	至 (输出)	负载电容	V <sub>CC</sub>	T <sub>A</sub> = 25°C			SN54HC595		SN74HC595		单位
					最小值	典型值	最大值	最小值	最大值	最小值	最大值	
f <sub>max</sub>			50pF	2V	6	26		4.2		5	MHz	
				4.5V	31	38		21		25		
				6V	36	42		25		29		
t <sub>pd</sub>	SRCLK	Q <sub>H'</sub>	50pF	2V		50	160		240		200	ns
				4.5V		17	32		48		40	
				6V		14	27		41		34	
	RCLK	Q <sub>A</sub> - Q <sub>H</sub>	50pF	2V		50	150		225		187	
				4.5V		17	30		45		37	
				6V		14	26		38		32	
t <sub>PHL</sub>	SRCLR	Q <sub>H'</sub>	50pF	2V		51	175		261		219	ns
				4.5V		18	35		52		44	
				6V		15	30		44		37	
t <sub>en</sub>	OE	Q <sub>A</sub> - Q <sub>H</sub>	50pF	2V		40	150		255		187	ns
				4.5V		15	30		45		37	
				6V		13	26		38		32	
t <sub>dis</sub>	OE	Q <sub>A</sub> - Q <sub>H</sub>	50pF	2V		42	200		300		250	ns
				4.5V		23	40		60		50	
				6V		20	34		51		43	
t <sub>t</sub>		Q <sub>A</sub> - Q <sub>H</sub>	50pF	2V		28	60		90		75	ns
				4.5V		8	12		18		15	
				6V		6	10		15		13	
		Q <sub>H'</sub>	50pF	2V		28	75		110		95	
				4.5V		8	15		22		19	
				6V		6	13		19		16	
t <sub>pd</sub>	RCLK	Q <sub>A</sub> - Q <sub>H</sub>	150pf	2V		60	200		300		250	ns
				4.5V		22	40		60		50	
				6V		19	34		51		43	
t <sub>en</sub>	OE	Q <sub>A</sub> - Q <sub>H</sub>	150pF	2V		70	200		298		250	ns
				4.5V		23	40		60		50	
				6V		19	34		51		43	
t <sub>t</sub>		Q <sub>A</sub> - Q <sub>H</sub>	150pF	2V		45	210		315		265	ns
				4.5V		17	42		63		53	
				6V		13	36		53		45	

## 6.8 工作特性

T<sub>A</sub> = 25°C

参数	测试条件	典型值	单位
C <sub>pd</sub> 功率耗散电容	无负载	400	pF



### 6.9 典型特性









图 6-2. SN74HC595 I<sub>CC</sub> 与 V<sub>CC</sub> 间的关系

## 7 参数测量信息



PARAMETER	$R_L$	$C_L$	S1	S2
$t_{en}$	1 k $\Omega$	50 pF or 150 pF	Open	Closed
			Closed	Open
$t_{dis}$	1 k $\Omega$	50 pF	Open	Closed
			Closed	Open
$t_{pd}$ or $t_t$		50 pF or 150 pF	Open	Open



- NOTES: A.  $C_L$  includes probe and test-fixture capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.  
 C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6$  ns,  $t_f = 6$  ns.  
 D. For clock inputs,  $f_{max}$  is measured when the input duty cycle is 50%.  
 E. The outputs are measured one at a time, with one input transition per measurement.  
 F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

图 7-1. 负载电路和电压波形


## 8 详细说明

### 8.1 概述

SNx4HC595 是用于 CMOS 应用的 HC 系列逻辑器件中的一部分。SNx4HC595 器件包含对 8 位 D 类存储寄存器进行馈送的 8 位串行输入/并行输出移位寄存器。

移位寄存器时钟 (SRCLK) 和存储寄存器时钟 (RCLK) 均为正边沿触发。如果将两个时钟连接在一起，则移位寄存器始终比存储寄存器早一个时钟脉冲。

### 8.2 功能方框图



### 8.3 特性说明

SNx4HC595 器件是 8 位串行输入、并行输出移位寄存器。它们具有 2V 至 6V 的宽工作电压，大电流三态输出可驱动多达 15 个 LSTTL 负载。这些器件具有  $80\ \mu\text{A}$  (最大值)  $I_{CC}$  的低功耗。此外，这些器件具有  $1\ \mu\text{A}$  (最大值) 的低输入电流和 5V 时的  $\pm 6\text{mA}$  输出驱动。

### 8.4 器件功能模式

表 8-1 列出了 SNx4HC595 器件的功能模式。

表 8-1. 功能表

输入					功能
SER	SRCLK	SRCLR	RCLK	OE	
X	X	X	X	H	输出 $Q_A - Q_H$ 被禁用。
X	X	X	X	L	输出 $Q_A - Q_H$ 被启用。
X	X	L	X	X	移位寄存器清零。
L	↑	H	X	X	移位寄存器的第一级变低。 其他阶段分别存储前一阶段的数据。
H	↑	H	X	X	移位寄存器的第一级变高。 其他阶段分别存储前一阶段的数据。
X	X	X	↑	X	移位寄存器数据存储在存储寄存器中。

## 9 应用和实施

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 9.1 应用信息

SNx4HC595 是一款低驱动 CMOS 器件，可用于需要考虑输出振铃的多种总线接口类型应用。低驱动和慢速边沿速率将更大限度地减少输出上的过冲和下冲。

### 9.2 典型应用




图 9-1. 典型应用原理图

#### 9.2.1 设计要求

此器件采用 CMOS 技术并具有平衡输出驱动。注意避免总线争用，因为它可以驱动超过最大限制的电流。高驱动也会在轻负载时产生快速边缘，因此应考虑布线和负载条件以防止振铃。

## 9.2.2 详细设计过程

- 建议的输入条件
  - 指定了高电平和低电平。请参阅 [表 6.3](#) 中的 ( $V_{IH}$  和  $V_{IL}$ )。
  - 指定了高电平和低电平。请参阅 [表 6.3](#) 中的 ( $V_{IH}$  和  $V_{IL}$ )。
  - 输入具有过压容限，允许它们在任何有效  $V_{CC}$  下高达 5.5V
- 建议的输出条件
  - 每个输出的负载电流不应超过 35mA，该器件的总电流不应超过 70mA
  - 输出不应被拉至高于  $V_{CC}$

## 9.2.3 应用曲线




图 9-2. SN75HC595  $t_{pd}$  与  $V_{CC}$

## 10 电源相关建议

电源可以是 [表 6.3](#) 中最小和最大电源电压额定值之间的任何电压。

每个  $V_{CC}$  引脚应具有一个良好的旁路电容器，以防止功率干扰。对于单电源器件，建议使用  $0.1 \mu\text{f}$ ；如果有多个  $V_{CC}$  引脚，则建议每个电源引脚使用  $0.01 \mu\text{f}$  或  $0.022 \mu\text{f}$ 。可以并联多个旁路电容器以抑制不同的噪声频率。 $0.1 \mu\text{f}$  和  $1 \mu\text{f}$  通常并联使用。为了获得更佳效果，旁路电容器应尽可能靠近电源引脚安装。

## 11 布局

### 11.1 布局指南

当使用多位逻辑器件时，输入不应悬空。

在许多情况下，当仅使用三输入与门的两个输入或仅使用 4 个缓冲门中的 3 个时，未使用数字逻辑器件的功能或部分功能。此类输入引脚不应悬空，因为外部连接处的未定义电压会导致未定义的操作状态。[图 11-1](#) 指定了在所有情况下都必须遵守的规则。数字逻辑器件的所有未使用输入必须被连接至一个高或低偏置以防止它们悬空。应用于任何特定未使用输入的逻辑电平取决于器件的功能。通常，它们将连接到  $GND$  或  $V_{CC}$ ，具体取决于哪种更合理或更方便。浮动输出通常是可以接受的，除非该器件是收发器。如果收发器有一个输出使能引脚，它会在置位时禁用该器件的输出部分。这不会禁用 I/O 的输入部分，因此它们在禁用后不能浮动。

### 11.2 布局示例




图 11-1. 布局图

## 12 器件和文档支持

### 12.1 文档支持

#### 12.1.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI), [慢速或浮点 CMOS 输入的影响应用简介](#)

### 12.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 12.3 商标

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 12.5 术语表

TI 术语表 本术语表列出并解释了术语、首字母缩略词和定义。

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件可用的最新数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。



## 重要声明和免责声明

TI 提供技术和可靠性数据 (包括数据表)、设计资源 (包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做任何明示或暗示的担保, 包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任: (1) 针对您的应用选择合适的 TI 产品, (2) 设计、验证并测试您的应用, (3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更, 恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务, TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/legal/termsofsale.html>) 或 [ti.com](https://www.ti.com) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, 德州仪器 (TI) 公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-86816012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-86816012A SNJ54HC 595FK	<a href="#">Samples</a>
5962-8681601EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681601EA SNJ54HC595J	<a href="#">Samples</a>
5962-8681601VEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681601VE A SNV54HC595J	<a href="#">Samples</a>
5962-8681601VFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681601VF A SNV54HC595W	<a href="#">Samples</a>
SN54HC595J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC595J	<a href="#">Samples</a>
SN74HC595D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DBR	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DBRE4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DBRG4	ACTIVE	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DRE4	ACTIVE	SOIC	D	16	2500	TBD	Call TI	Call TI	-40 to 85		<a href="#">Samples</a>
SN74HC595DRG3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HC595DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU   SN	N / A for Pkg Type	-40 to 85	SN74HC595N	<a href="#">Samples</a>
SN74HC595NE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC595N	<a href="#">Samples</a>
SN74HC595NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595PW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SN74HC595PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595	<a href="#">Samples</a>
SNJ54HC595FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 86816012A SNJ54HC 595FK	<a href="#">Samples</a>
SNJ54HC595J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8681601EA SNJ54HC595J	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54HC595, SN54HC595-SP, SN74HC595 :**

- Catalog : [SN74HC595](#), [SN54HC595](#)
  
- Enhanced Product : [SN74HC595-EP](#), [SN74HC595-EP](#)
  
- Military : [SN54HC595](#)
  
- Space : [SN54HC595-SP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
  
- Enhanced Product - Supports Defense, Aerospace and Medical Applications
  
- Military - QML certified for Military and Defense Applications
  
- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC595DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HC595DR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DR	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC595DRG3	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC595DRG3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN74HC595NSR	SO	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN74HC595NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74HC595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC595PWR	TSSOP	PW	16	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74HC595PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC595PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC595DBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74HC595DR	SOIC	D	16	2500	364.0	364.0	27.0
SN74HC595DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC595DR	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC595DR	SOIC	D	16	2500	366.0	364.0	50.0
SN74HC595DRG3	SOIC	D	16	2500	366.0	364.0	50.0
SN74HC595DRG3	SOIC	D	16	2500	364.0	364.0	27.0
SN74HC595DRG4	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC595DRG4	SOIC	D	16	2500	356.0	356.0	35.0
SN74HC595DRG4	SOIC	D	16	2500	340.5	336.1	32.0
SN74HC595DWR	SOIC	DW	16	2000	350.0	350.0	43.0
SN74HC595NSR	SO	NS	16	2000	356.0	356.0	35.0
SN74HC595NSR	SO	NS	16	2000	367.0	367.0	38.0
SN74HC595PWR	TSSOP	PW	16	2000	364.0	364.0	27.0
SN74HC595PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC595PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC595PWR	TSSOP	PW	16	2000	366.0	364.0	50.0
SN74HC595PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0

---

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC595PWRG4	TSSOP	PW	16	2000	356.0	356.0	35.0



**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-86816012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8681601EA	J	CDIP	16	1	506.98	15.24	13440	NA
5962-8681601VEA	J	CDIP	16	1	506.98	15.24	13440	NA
5962-8681601VFA	W	CFP	16	1	506.98	26.16	6220	NA
SN74HC595D	D	SOIC	16	40	506.6	8	3940	4.32
SN74HC595D	D	SOIC	16	40	507	8	3940	4.32
SN74HC595DE4	D	SOIC	16	40	506.6	8	3940	4.32
SN74HC595DE4	D	SOIC	16	40	507	8	3940	4.32
SN74HC595DG4	D	SOIC	16	40	507	8	3940	4.32
SN74HC595DG4	D	SOIC	16	40	506.6	8	3940	4.32
SN74HC595DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
SN74HC595N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595N	N	PDIP	16	25	506.1	9	600	5.4
SN74HC595NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595NE4	N	PDIP	16	25	506.1	9	600	5.4
SN74HC595PW	PW	TSSOP	16	90	530	10.2	3600	3.5
SNJ54HC595FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54HC595J	J	CDIP	16	1	506.98	15.24	13440	NA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



4220204/A 02/2017

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220204/A 02/2017

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

PW0016A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220204/A 02/2017

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

# DB0016A



# PACKAGE OUTLINE

## SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



4220763/A 05/2022

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-150.

# EXAMPLE BOARD LAYOUT

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 10X



4220763/A 05/2022

NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# EXAMPLE STENCIL DESIGN

DB0016A

SSOP - 2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 10X

4220763/A 05/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

## GENERIC PACKAGE VIEW

**DW 16**

**SOIC - 2.65 mm max height**

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224780/A




DW0016A

# PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

### NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16

J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN






# PACKAGE OUTLINE

## NS0016A

### SOP - 2.00 mm max height

SOP



4220735/A 12/2021

#### NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

# EXAMPLE BOARD LAYOUT

NS0016A

SOP - 2.00 mm max height

SOP



4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司