ZHCS965A -JUNE 2012-REVISED NOVEMBER 2012

混合信号微控制器

特性

- 低电源电压范围: 1.8V 至 3.6V
- 超低功耗
 - 激活模式: 220μA (在 1MHz 频率和 2.2V 电压 条件下)
 - 待机模式: 0.5μA
 - 关闭模式 (RAM 保持): 0.1μA
- 5 种节能模式
- 可在不到 1us 的时间里超快速地从待机模式唤醒
- 16 位精简指令集 (RISC) 架构, 62.5ns 指令周期时间
- 基本时钟模块配置
 - 带有四个已校准频率的高达 16MHz 的内部频率
 - 内部超低功耗低频 (LF) 振荡器
 - 32kHz 晶振
 - 外部数字时钟源
- 一个具有 3 个捕获/比较寄存器的 16 位 Timer_A
- 多达 16 个触感使能输入输出 (I/O) 引脚
- 支持 SPI 和 I2C 的通用串行接口 (USI)
- 欠压检测器
- 串行板上编程, 无需外部编程电压,

利用安全熔丝实现可编程代码保护

- 具有两线制 (Spy-Bi-Wire) 接口的片上仿真逻辑电路
- 系列产品汇总于 Table 1
- 封装选项
 - 薄型小外形尺寸封装 (TSSOP): 14 引脚
- 如需了解完整的模块说明,请查阅 《MSP430x2xx 系列产品用户指南》(SLAU144)

支持国防、航空航天、和医疗应用

- 受控基线
- 同一组装和测试场所
- 同一制造场所
- 在扩展(-40°C 至 85°C)温度范围内可用(1)
- 延长的产品生命周期
- 延长的产品变更通知
- 产品可追溯性

(1) 可定制工作温度范围

说明

德州仪器 (TI) 的 MSP430TM 系列超低功率微控制器包含几个器件,这些器件特有针对多种应用的不同的外设集。这种架构与 5 种低功耗模式相组合,专为在便携式测量应用中延长电池的使用寿命而进行了优化。 该器件具有一个强大的 16 位 RISC CPU,16 位寄存器和有助于大大提高编码效率的常数发生器。 数控振荡器可在少于 1 μs 内将器件从低功耗模式唤醒至激活模式。

MSP430G2302 系列微控制器是超低功耗混合信号微控制器,此微控制器带有内置的16 位定时器,和多达 16 个 I/O 触感使能引脚以及使用通用串行通信接口实现的内置通信功能。

配置详细信息,请参见 Table 1。 典型应用包括低成本传感器系统,此类系统负责捕获模拟信号、将之转换为数字值、随后对数据进行处理以进行显示或传送至主机系统。

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MSP430 is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.



Table 1. Available Options⁽¹⁾

| Device | EEM | Flash (kB) | RAM (B) | Timer_A | ADC10 Channel | USI | CLOCK | 1/0 | Package Type |
|--------------------|-----|---------------|------------|---------|------------------|-----|--------------|-----|--------------|
| MSP430G2302IPW1REP | 1 | 4 | 256 | 1x TA3 | - | 1 | LF, DCO, VLO | 10 | 14-TSSOP |

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

Table 2. ORDERING INFORMATION(1)

| T _A | PACKAGE | ORDERABLE PART NUMBER | TOP-SIDE MARKING | VID NUMBER | |
|----------------|------------|-----------------------|------------------|-----------------|--|
| 4000 to 0500 | TOCOD DW | MSP430G2302IPW1EP | C0200ED | V(CQ/4QCQQ Q4VE | |
| –40°C to 85°C | TSSOP - PW | MSP430G2302IPW1REP | G2302EP | V62/12623-01XE | |

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.



ZHCS965A -JUNE 2012-REVISED NOVEMBER 2012



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

DEVICE PINOUTS

PW PACKAGE (TOP VIEW) DVCC **1** 14 DVSS P1.0/TA0CLK/ACLK/A0 2 2 P1.1/TA0.0/A1 3 13 **T** XIN/P2.6/TA0.1 12 **D** XOUT/P2.7 11 TEST/SBWTCK P1.2/TA0.1/A2 4 P1.3/ADC10CLK/A3/VREF-/VEREF- 0 5 10 RST/NMI/SBWTDIO P1.4/TA0.2/SMCLK/A4/VREF+/VEREF+/TCK 4 6 9 P1.7/SDI/SDA/A7/TDO/TDI 8 P1.6/TA0.1/SDO/SCL/A6/TDI/TCLK


NOTE: The pulldown resistors of port pins P2.0, P2.1, P2.2, P2.3, P2.4, and P2.5 should be enabled by setting P2REN.x = 1.

P1.5/TA0.0/SCLK/A5/TMS **1** 7



FUNCTIONAL BLOCK DIAGRAMS

Functional Block Diagram, MSP430G2302



NOTE: Port P2: Two pins are available on the 14-pin package option. Eight pins are available on the 20-pin package option.



TERMINAL FUNCTIONS

Table 3. Terminal Functions

| TERMINAL | | | | | |
|------------------------|------|-----|---|--|--|
| NAME NO. | | I/O | DESCRIPTION | | |
| NAME | PW14 | | | | |
| P1.0/ | | | General-purpose digital I/O pin | | |
| TA0CLK/ | | 1/0 | Timer0_A, clock signal TACLK input | | |
| ACLK/ | 2 | I/O | ACLK signal output | | |
| A0 | | | ADC10 analog input A0 | | |
| P1.1/ | | | General-purpose digital I/O pin | | |
| TA0.0/ | 3 | I/O | Timer0_A, capture: CCI0A input, compare: Out0 output | | |
| A1 | | | ADC10 analog input A1 | | |
| P1.2/ | | | General-purpose digital I/O pin | | |
| TA0.1/ | 4 | I/O | Timer0_A, capture: CCI1A input, compare: Out1 output | | |
| A2 | | | ADC10 analog input A2 | | |
| P1.3/ | | | General-purpose digital I/O pin | | |
| ADC10CLK/ | _ | 1/0 | ADC10, conversion clock output | | |
| A3/ | 5 | I/O | ADC10 analog input A3 | | |
| VREF-/VEREF | | | ADC10 negative reference voltage | | |
| P1.4/ | | | General-purpose digital I/O pin | | |
| TA0.2/ | | | Timer0_A, capture: CCI2A input, compare: Out2 output | | |
| SMCLK/ | | | SMCLK signal output | | |
| A4/ | 6 | I/O | ADC10 analog input A4 | | |
| VREF+/VEREF+/ | | | ADC10 positive reference voltage | | |
| TCK | | | JTAG test clock, input terminal for device programming and test | | |
| P1.5/ | | | General-purpose digital I/O pin | | |
| TA0.0/ | | | Timer0_A, compare: Out0 output | | |
| A5/ | 7 | I/O | ADC10 analog input A5 | | |
| SCLK/ | | | USI: clk input in I2C mode; clk in/output in SPI mode | | |
| TMS | | | JTAG test mode select, input terminal for device programming and test | | |
| P1.6/ | | | General-purpose digital I/O pin | | |
| TA0.1/ | | | Timer0_A, compare: Out1 output | | |
| A6/ | | | ADC10 analog input A6 | | |
| SDO/ | 8 | I/O | USI: Data output in SPI mode | | |
| SCL/ | | | USI: I2C clock in I2C mode | | |
| TDI/ | | | JTAG test data input or test clock input during programming and test | | |
| TCLK | | | | | |
| P1.7/ | | | General-purpose digital I/O pin | | |
| A7/ | | | ADC10 analog input A7 | | |
| SDI/ | 9 | I/O | USI: Data input in SPI mode | | |
| SDA/ | | | USI: I2C data in I2C mode | | |
| TDO/TDI ⁽¹⁾ | | | JTAG test data output terminal or test data input during programming and test | | |
| XIN/ | | | Input terminal of crystal oscillator | | |
| P2.6/ | 13 | I/O | General-purpose digital I/O pin | | |
| TA0.1 | | | Timer0_A, compare: Out1 output | | |



Table 3. Terminal Functions (continued)

| TERMINAL | TERMINAL | | |
|----------|----------|-----|---|
| NAME | NO. | I/O | DESCRIPTION |
| NAME | PW14 | | |
| XOUT/ | 12 | I/O | Output terminal of crystal oscillator ⁽²⁾ |
| P2.7 | 12 | 1/0 | General-purpose digital I/O pin |
| RST/ | | | Reset |
| NMI/ | 10 | 1 | Nonmaskable interrupt input |
| SBWTDIO/ | | | Spy-Bi-Wire test data input/output during programming and test |
| TEST/ | 11 | | Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST. |
| SBWTCK | 11 | | Spy-Bi-Wire test clock input during programming and test |
| DVCC | 1 | NA | Supply voltage |
| AVCC | NA | NA | Supply voltage |
| DVSS | 14 | NA | Ground reference |
| AVSS | NA | NA | Ground reference |
| NC | - | NA | Not connected |
| QFN Pad | - | NA | QFN package pad connection to VSS recommended. |

⁽²⁾ If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.



SHORT-FORM DESCRIPTION

CPU

The MSP430™ CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 4 shows examples of the three types of instruction formats; Table 5 shows the address modes.




Table 4. Instruction Word Formats

| FORMAT | EXAMPLE | OPERATION |
|-----------------------------------|-----------|---|
| Dual operands, source-destination | ADD R4,R5 | R4 + R5 → R5 |
| Single operands, destination only | CALL R8 | $PC \rightarrow (TOS), R8 \rightarrow PC$ |
| Relative jump, un/conditional | JNE | Jump-on-equal bit = 0 |

Table 5. Address Mode Descriptions⁽¹⁾

| ADDRESS MODE | S | D | SYNTAX | EXAMPLE | OPERATION |
|------------------------|---|----------|-------------------------|------------------|--|
| Register | ✓ | ✓ | MOV Rs,Rd | MOV R10,R11 | R10 → R11 |
| Indexed | ✓ | ✓ | MOV X(Rn),Y(Rm) | MOV 2(R5),6(R6) | M(2+R5) → M(6+R6) |
| Symbolic (PC relative) | 1 | ✓ | MOV EDE,TONI M(EDE) - | | $M(EDE) \rightarrow M(TONI)$ |
| Absolute | 1 | ✓ | MOV &MEM,&TCDAT M(MEM) | | $M(MEM) \rightarrow M(TCDAT)$ |
| Indirect | ✓ | | MOV @Rn,Y(Rm) | MOV @R10,Tab(R6) | M(R10) → M(Tab+R6) |
| Indirect autoincrement | ✓ | | MOV @Pn Pm MOV @P10 P11 | | $\begin{array}{c} M(R10) \rightarrow R11 \\ R10 + 2 \rightarrow R10 \end{array}$ |
| Immediate | ✓ | | MOV #X,TONI | | #45 → M(TONI) |

(1) S = source, D = destination



Operating Modes

The MSP430 devices have one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active
- Low-power mode 0 (LPM0)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
 - CPU is disabled
 - ACLK and SMCLK remain active, MCLK is disabled
 - DCO's dc generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator remains enabled
 - ACLK remains active
- Low-power mode 3 (LPM3)
 - CPU is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - ACLK remains active
- Low-power mode 4 (LPM4)
 - CPU is disabled
 - ACLK is disabled
 - MCLK and SMCLK are disabled
 - DCO's dc generator is disabled
 - Crystal oscillator is stopped

Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, if flash is not programmed) the CPU goes into LPM4 immediately after power-up.

Table 6. Interrupt Sources, Flags, and Vectors

| INTERRUPT SOURCE | INTERRUPT FLAG | SYSTEM INTERRUPT | WORD ADDRESS | PRIORITY |
|--|---|--|---------------------|-----------------|
| Power-Up External Reset Watchdog Timer+ Flash key violation PC out-of-range ⁽¹⁾ | PORIFG RSTIFG WDTIFG KEYV ⁽²⁾ | Reset | 0FFFEh | 31, highest |
| NMI Oscillator fault Flash memory access violation | NMIIFG OFIFG ACCVIFG ⁽²⁾⁽³⁾ | (non)-maskable (non)-maskable (non)-maskable | 0FFFCh | 30 |
| | | | 0FFFAh | 29 |
| | | | 0FFF8h | 28 |
| | | | 0FFF6h | 27 |
| Watchdog Timer+ | WDTIFG | maskable | 0FFF4h | 26 |
| Timer0_A3 | TACCR0 CCIFG ⁽⁴⁾ | maskable | 0FFF2h | 25 |
| Timer0_A3 | TACCR2 TACCR1 CCIFG. TAIFGTable 4 ⁽⁴⁾ | maskable | 0FFF0h | 24 |
| | | | 0FFEEh | 23 |
| | | | 0FFECh | 22 |
| USI | USIIFG, USISTTIFG ⁽²⁾⁽⁴⁾ | maskable | 0FFE8h | 20 |
| I/O Port P2 (up to eight flags) | P2IFG.0 to P2IFG.7 ⁽²⁾⁽⁴⁾ | maskable | 0FFE6h | 19 |
| I/O Port P1 (up to eight flags) | P1IFG.0 to P1IFG.7 ⁽²⁾⁽⁴⁾ | maskable | 0FFE4h | 18 |
| | | | 0FFE2h | 17 |
| | | | 0FFE0h | 16 |
| See (5) | | | 0FFDEh to 0FFC0h | 15 to 0, lowest |

⁽¹⁾ A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.

⁽²⁾ Multiple source flags

^{(3) (}non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.

⁽⁴⁾ Interrupt flags are located in the module.

⁽⁵⁾ The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

Address

0



Special Function Registers (SFRs)

7

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Legend rw: Bit can be read and written.

rw-0,1: Bit can be read and written. It is reset or set by PUC. rw-(0,1): Bit can be read and written. It is reset or set by POR.

5

SFR bit is not present in device.

6

Table 7. Interrupt Enable Register 1 and 2

3

2

| 00h | | | ACCVIE | NMIIE | | | OFIE | WDTIE | | | |
|---------|------------|--|---------------|-------|---|---|------|-------|--|--|--|
| | | | rw-0 | rw-0 | | | rw-0 | rw-0 | | | |
| WDTIE | | Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode. | | | | | | | | | |
| OFIE | Oscillator | Oscillator fault interrupt enable | | | | | | | | | |
| NMIIE | (Non)mas | skable interrupt | enable | | | | | | | | |
| ACCVIE | Flash acc | cess violation int | errupt enable | | | | | | | | |
| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| 01h | | | | | | | | | | | |

Table 8. Interrupt Flag Register 1 and 2

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------|---|------------------------------|---|--------|--------|--------|-------|--------|--|
| 02h | | | | NMIIFG | RSTIFG | PORIFG | OFIFG | WDTIFG | |
| | | | | rw-0 | rw-(0) | rw-(1) | rw-1 | rw-(0) | |
| WDTIFG | TIFG Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V _{CC} power-on or a reset condition at the RST/NMI pin in reset mode. | | | | | | | | |
| OFIFO | Flooroot | Flor action accillator fault | | | | | | | |

OFIFG Flag set on oscillator fault.

PORIFG Power-On Reset interrupt flag. Set on V_{CC} power-up.

RSTIFG External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V_{CC} power-up.

NMIIFG Set via RST/NMI pin

| Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------|---|---|---|---|---|---|---|---|
| 03h | | | | | | | | |

Memory Organization

Table 9. Memory Organization

| | | MSP430G2302 |
|------------------------|-----------|------------------|
| Memory | Size | 4kB |
| Main: interrupt vector | Flash | 0xFFFF to 0xFFC0 |
| Main: code memory | Flash | 0xFFFF to 0xF000 |
| Information memory | Size | 256 Byte |
| | Flash | 010FFh to 01000h |
| RAM | Size | 256 B |
| | | 0x02FF to 0x0200 |
| Peripherals | 16-bit | 01FFh to 0100h |
| | 8-bit | 0FFh to 010h |
| | 8-bit SFR | 0Fh to 00h |

Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset, segment A is protected against programming and erasing. It
 can be unlocked, but care should be taken not to erase this segment if the device-specific calibration data is
 required.



Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the MSP430x2xx Family User's Guide (SLAU144).

Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator, and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1 µs. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- · Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value structure.

Table 10. Tags Used by the ADC Calibration Tags

| NAME | ADDRESS | VALUE | DESCRIPTION |
|-------------|---------|-------|---|
| TAG_DCO_30 | 0x10F6 | 0x01 | DCO frequency calibration at V _{CC} = 3 V and T _A = 30°C at calibration |
| TAG_ADC10_1 | 0x10DA | 0x10 | ADC10_1 calibration tag |
| TAG_EMPTY | - | 0xFE | Identifier for empty memory areas |

Table 11. Labels Used by the ADC Calibration Tags

| LABEL | CONDITION AT CALIBRATION / DESCRIPTION | SIZE | ADDRESS OFFSET |
|-----------------------|--|------|----------------|
| CAL_ADC_25T85 | INCHx = 0x1010, REF2_5 = 1, T _A = 85°C | word | 0x0010 |
| CAL_ADC_25T30 | INCHx = 0x1010, REF2_5 = 1, T _A = 30°C | word | 0x000E |
| CAL_ADC_25VREF_FACTOR | REF2_5 = 1, $T_A = 30^{\circ}C$, $I_{(VREF+)} = 1 \text{ mA}$ | word | 0x000C |
| CAL_ADC_15T85 | INCHx = 0x1010, REF2_5 = 0, T _A = 85°C | word | 0x000A |
| CAL_ADC_15T30 | INCHx = 0x1010, REF2_5 = 0, T _A = 30°C | word | 0x0008 |
| CAL_ADC_15VREF_FACTOR | REF2_5 = 0, $T_A = 30^{\circ}C$, $I_{(VREF+)} = 0.5 \text{ mA}$ | word | 0x0006 |
| CAL_ADC_OFFSET | External VREF = 1.5 V, f _(ADC10CLK) = 5 MHz | word | 0x0004 |
| CAL_ADC_GAIN_FACTOR | External VREF = 1.5 V, f _(ADC10CLK) = 5 MHz | word | 0x0002 |
| CAL_BC1_1MHz | - | byte | 0x0009 |
| CAL_DCO_1MHz | - | byte | 0x00008 |
| CAL_BC1_8MHz | - | byte | 0x0007 |
| CAL_DCO_8MHz | - | byte | 0x0006 |
| CAL_BC1_12MHz | - | byte | 0x0005 |
| CAL_DCO_12MHz | | byte | 0x0004 |
| CAL_BC1_16MHz | - | byte | 0x0003 |
| CAL_DCO_16MHz | - | byte | 0x0002 |

Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter S_{DCO}.
- Modulation control bits MODx select how often f_{DCO(RSEL,DCO+1)} is used within the period of 32 DCOCLK cycles. The frequency f_{DCO(RSEL,DCO)} is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

Digital I/O

There are two 8-bit I/O ports implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition(port P1 and port P2 only) is possible.
- Edge-selectable interrupt input capability for all the eight bits of port P1 and port P2, if available.
- · Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup/pulldown resistor.
- Each I/O has an individually programmable pin-oscillator enable bit to enable low-cost touch sensing.

WDT+ Watchdog Timer

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.



Timer0 A3

Timer0_A3 is a 16-bit timer/counter with three capture/compare registers. Timer0_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer0_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

Table 12. Timer0_A3 Signal Connections⁽¹⁾

| INPUT PIN NUMBER | DEVICE INPUT | MODULE INPUT | MODULE BLOCK | MODULE OUTPUT | OUTPUT PIN NUMBER |
|------------------|-----------------|-----------------|--------------|---------------|----------------------|
| PW14 | SIGNAL | NAME | | SIGNAL | PW14 |
| P1.0-2 | TACLK | TACLK | | | |
| | ACLK | ACLK | Timer | NA | |
| | SMCLK | SMCLK | rimer | NA | |
| PinOsc | | INCLK | | | |
| P1.1-3 | TA0.0 | CCI0A | | | P1.1-3 |
| | ACLK | CCI0B | CODO | TA0 | P1.5-7 |
| | V _{SS} | GND | CCR0 | | |
| | V _{CC} | V _{CC} | | | |
| P1.2-4 | TA0.1 | CCI1A | | | P1.2-4 |
| | CAOUT | CCI1B | 0004 | T.4 | P1.6-8 |
| | V _{SS} | GND | CCR1 | TA1 | P2.6-13 |
| | V _{CC} | V _{CC} | | | |
| P1.4-6 | TA0.2 | CCI2A | | | P1.4-6 |
| PinOsc | TA0.2 | CCI2B | 0000 | TA2 | |
| | V _{SS} | GND | CCR2 | | |
| | V _{CC} | V _{CC} | | | |

⁽¹⁾ Only one pin-oscillator must be enabled at a time.

USI

The universal serial interface (USI) module is used for serial data communication and provides the basic hardware for synchronous communication protocols like SPI and I2C.

Peripheral File Map

Table 13. Peripherals With Word Access

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|-----------------|--------------------------|------------------|--------|
| Timer0_A3 | Capture/compare register | TACCR2 | 0176h |
| | Capture/compare register | TACCR1 | 0174h |
| | Capture/compare register | TACCR0 | 0172h |
| | Timer_A register | TAR | 0170h |
| | Capture/compare control | TACCTL2 | 0166h |
| | Capture/compare control | TACCTL1 | 0164h |
| | Capture/compare control | TACCTL0 | 0162h |
| | Timer_A control | TACTL | 0160h |
| | Timer_A interrupt vector | TAIV | 012Eh |
| Flash Memory | Flash control 3 | FCTL3 | 012Ch |
| | Flash control 2 | FCTL2 | 012Ah |
| | Flash control 1 | FCTL1 | 0128h |
| Watchdog Timer+ | Watchdog/timer control | WDTCTL | 0120h |



Table 14. Peripherals With Byte Access

| MODULE | REGISTER DESCRIPTION | REGISTER NAME | OFFSET |
|---------------------|-------------------------------|------------------|--------|
| USI | USI control 0 | USICTL0 | 078h |
| | USI control 1 | USICTL1 | 079h |
| | USI clock control | USICKCTL | 07Ah |
| | USI bit counter | USICNT | 07Bh |
| | USI shift register | USISR | 07Ch |
| Basic Clock System+ | Basic clock system control 3 | BCSCTL3 | 053h |
| | Basic clock system control 2 | BCSCTL2 | 058h |
| | Basic clock system control 1 | BCSCTL1 | 057h |
| | DCO clock frequency control | DCOCTL | 056h |
| Port P2 | Port P2 selection 2 | P2SEL2 | 042h |
| | Port P2 resistor enable | P2REN | 02Fh |
| | Port P2 selection | P2SEL | 02Eh |
| | Port P2 interrupt enable | P2IE | 02Dh |
| | Port P2 interrupt edge select | P2IES | 02Ch |
| | Port P2 interrupt flag | P2IFG | 02Bh |
| | Port P2 direction | P2DIR | 02Ah |
| | Port P2 output | P2OUT | 029h |
| | Port P2 input | P2IN | 028h |
| Port P1 | Port P1 selection 2 | P1SEL2 | 041h |
| | Port P1 resistor enable | P1REN | 027h |
| | Port P1 selection | P1SEL | 026h |
| | Port P1 interrupt enable | P1IE | 025h |
| | Port P1 interrupt edge select | P1IES | 024h |
| | Port P1 interrupt flag | P1IFG | 023h |
| | Port P1 direction | P1DIR | 022h |
| | Port P1 output | P1OUT | 021h |
| | Port P1 input | P1IN | 020h |
| Special Function | SFR interrupt flag 2 | IFG2 | 003h |
| | SFR interrupt flag 1 | IFG1 | 002h |
| | SFR interrupt enable 2 | IE2 | 001h |
| | SFR interrupt enable 1 | IE1 | 000h |



ZHCS965A -JUNE 2012-REVISED NOVEMBER 2012

Absolute Maximum Ratings(1)

| Voltage applied at V _{CC} to V _{SS} | –0.3 V to 4.1 V | |
|--|-----------------------------------|----------------|
| Voltage applied to any pin ⁽²⁾ | -0.3 V to V _{CC} + 0.3 V | |
| Diode current at any device pin | ±2 mA | |
| Ct | Unprogrammed device | −55°C to 150°C |
| Storage temperature range, T _{stg} ⁽³⁾ | Programmed device | -55°C to 150°C |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltages referenced to V_{SS}. The JTAG fuse-blow voltage, V_{FB}, is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

Thermal Information

| | | MSP430G2302 | |
|------------------|---|-------------|-------|
| | THERMAL METRIC | PW | UNITS |
| | | 14 PINS | |
| θ_{JA} | Junction-to-ambient thermal resistance ⁽¹⁾ | 98.7 | |
| θ_{JCtop} | Junction-to-case (top) thermal resistance (2) | 26.8 | |
| θ_{JB} | Junction-to-board thermal resistance (3) | 41.2 | 90.44 |
| ΨЈТ | Junction-to-top characterization parameter ⁽⁴⁾ | 1.1 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter ⁽⁵⁾ | 40.5 | |
| θ_{JCbot} | Junction-to-case (bottom) thermal resistance (6) | N/A | |


- (1) 在 JESD51-2a 描述的环境中,按照 JESD51-7 的指定,在一个 JEDEC 标准高 K 电路板上进行仿真,从而获得自然 对流条件下的结至环 境热阻。
- 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳(顶部)的热阻。 不存在特定的 JEDEC 标准测试,但 可在 ANSI SEMI 标准 G30-88 中能找到内容接近的说明。
- 按照 JESD51-8 中的说明,通过 在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真,以获得结板热阻。
- 结至顶部特征参数, ψ_{JT},估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该参 数以便获得 θ_{JA} 。
- 结至电路板特征参数, Ψ_{JB},估算真实系统中器件的结温,并使用 JESD51-2a(第 6 章和第 7 章)中 描述的程序从仿真数据中 提取出该
- 参数以便获得 0 _{IA}。。 参数以便获得 0 _{IA}。 通过在外露(电源)焊盘上进行冷板测试仿真来获得 结至芯片外壳(底部)热阻。 不存在特定的 JEDEC 标准 测试,但可在 ANSI SEMI



Recommended Operating Conditions

| | | | MIN | NOM | MAX | UNIT |
|---------------------|--|---|-----|-----|-----|------|
| \/ | Supply voltage | During program execution | 1.8 | | 3.6 | V |
| vcc | Supply voltage | During flash programming/erase | 2.2 | | 3.6 | V |
| V _{SS} | Supply voltage | | | 0 | | V |
| T _A | Operating free-air temperature | | -40 | | 85 | °C |
| ·A | | V _{CC} = 1.8 V, Duty cycle = 50% ± 10% | dc | | 6 | |
| f _{SYSTEM} | Processor frequency (maximum MCLK frequency using the USART module) (1)(2) | $V_{CC} = 2.7 \text{ V},$ Duty cycle = 50% ± 10% | dc | | 12 | MHz |
| T _A | | V _{CC} = 3.3 V, Duty cycle = 50% ± 10% | dc | | 16 | |

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse width of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum V_{CC} of 2.2 V.

Figure 1. Safe Operating Area



Electrical Characteristics


Active Mode Supply Current Into V_{CC} Excluding External Current


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (1)(2)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|----------------------|-------------------------------------|--|-----------------|-----|-----|-----|------|
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 1 \text{ MHz},$ | 2.2 V | | 220 | | |
| I _{AM,1MHz} | Active mode (AM) current (1 MHz) | f _{ACLK} = 32768 Hz, Program executes in flash, BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, CPUOFF = 0, SCG0 = 0, SCG1 = 0, OSCOFF = 0 | 3 V | | 320 | 400 | μА |

- All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current. The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

Typical Characteristics – Active Mode Supply Current (Into V_{CC})








Figure 3. Active Mode Current vs DCO Frequency



Low-Power Mode Supply Currents (Into V_{CC}) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1) (2)

| P | ARAMETER | TEST CONDITIONS | T _A | V _{CC} | MIN T | ΥP | MAX | UNIT |
|-------------------------|---|--|----------------|-----------------|-------|-----|-----|------|
| I _{LPM0,1MHz} | Low-power mode 0 (LPM0) current ⁽³⁾ | $ \begin{aligned} f_{\text{MCLK}} &= 0 \text{ MHz}, \\ f_{\text{SMCLK}} &= f_{\text{DCO}} = 1 \text{ MHz}, \\ f_{\text{ACLK}} &= 32768 \text{ Hz}, \\ \text{BCSCTL1} &= \text{CALBC1_1MHZ}, \\ \text{DCOCTL} &= \text{CALDCO_1MHZ}, \\ \text{CPUOFF} &= 1, \text{SCG0} = 0, \text{SCG1} = 0, \\ \text{OSCOFF} &= 0 \end{aligned} $ | 25°C | 2.2 V | | 55 | | μΑ |
| I _{LPM2} | Low-power mode 2 (LPM2) current ⁽⁴⁾ | $\begin{split} &f_{\text{MCLK}} = f_{\text{SMCLK}} = 0 \text{ MHz}, \\ &f_{\text{DCO}} = 1 \text{ MHz}, \\ &f_{\text{ACLK}} = 32768 \text{ Hz}, \\ &\text{BCSCTL1} = \text{CALBC1_1MHZ}, \\ &\text{DCOCTL} = \text{CALDCO_1MHZ}, \\ &\text{CPUOFF} = 1, \text{SCG0} = 0, \text{SCG1} = 1, \\ &\text{OSCOFF} = 0 \end{split}$ | 25°C | 2.2 V | | 22 | | μΑ |
| I _{LPM3,LFXT1} | Low-power mode 3 (LPM3) current ⁽⁴⁾ | $ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz}, \\ f_{ACLK} &= 32768 \text{ Hz}, \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $ | 25°C | 2.2 V | | 0.7 | 1.0 | μA |
| I _{LPM3,VLO} | Low-power mode 3 current, (LPM3) ⁽⁴⁾ | $ \begin{aligned} f_{DCO} &= f_{MCLK} = f_{SMCLK} = 0 \text{ MHz,} \\ f_{ACLK} &\text{from internal LF oscillator (VLO),} \\ CPUOFF &= 1, SCG0 = 1, SCG1 = 1, \\ OSCOFF &= 0 \end{aligned} $ | 25°C | 2.2 V | | 0.5 | 0.7 | μA |
| | | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0 \text{ MHz},$ | 25°C | 2.2 V | | 0.1 | 0.5 | μΑ |
| I _{LPM4} | Low-power mode 4 (LPM4) current ⁽⁵⁾ | f _{ACLK} = 0 Hz, CPUOFF = 1, SCG0 = 1, SCG1 = 1, OSCOFF = 1 | 85°C | 2.2 V | | 8.0 | 1.5 | μΑ |

- All inputs are tied to 0 V or to V_{CC} . Outputs do not source or sink any current.
- The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. Current for brownout and WDT clocked by SMCLK included. (2)
- Current for brownout and WDT clocked by ACLK included. (4)
- Current for brownout included.

Typical Characteristics Low-Power Mode Supply Currents




Figure 4. LPM3 Current vs Temperature




Figure 5. LPM4 Current vs Temperature

Schmitt-Trigger Inputs – Ports Px⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-----------------|----------------------|-----|----------------------|------|
| V | Desitive going input threshold voltage | | | 0.45 V _{CC} | | 0.75 V _{CC} | V |
| V _{IT+} | / _{IT+} Positive-going input threshold voltage | | 3 V | 1.35 | | 2.25 | V |
| V | Name Company Company (horself and to be for | | | 0.25 V _{CC} | | 0.55 V _{CC} | V |
| V_{IT-} | Negative-going input threshold voltage | | 3 V | 0.75 | | 1.65 | V |
| V_{hys} | Input voltage hysteresis (V _{IT+} – V _{IT-}) | | 3 V | 0.3 | | 1 | V |
| R _{Pull} | Pullup/pulldown resistor | For pullup: V _{IN} = V _{SS} For pulldown: V _{IN} = V _{CC} | 3 V | 20 | 35 | 50 | kΩ |
| Cı | Input capacitance | $V_{IN} = V_{SS}$ or V_{CC} | | | 5 | | pF |

⁽¹⁾ An external signal sets the interrupt flag every time the minimum interrupt pulse width t_(int) is met. It may be set even with trigger signals shorter than t_(int).

Leakage Current - Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN MAX | UNIT |
|-----------------|--------------------------------|---------------------------------------|-----------------|---------|------|
| $I_{lkg(Px.x)}$ | High-impedance leakage current | See ⁽¹⁾ and ⁽²⁾ | 3 V | ±50 | nA |

The leakage current is measured with V_{SS} or V_{CC} applied to the corresponding pin(s), unless otherwise noted.

Outputs – Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{CC} | MIN TY | P MAX | UNIT |
|----------|---------------------------|-------------------------------------|-----------------|----------------------|-------|------|
| V_{OH} | High-level output voltage | $I_{(OHmax)} = -6 \text{ mA}^{(1)}$ | 3 V | V _{CC} - 0. | 3 | V |
| V_{OL} | Low-level output voltage | $I_{(OLmax)} = 6 \text{ mA}^{(1)}$ | 3 V | V _{SS} + 0. | 3 | V |

The maximum total current, I_(OHmax) and I_(OLmax), for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

Output Frequency – Ports Px

| PARAMETER | | TEST CONDITIONS V _{CC} | | MIN | TYP | MAX | UNIT |
|-----------------------|-----------------------------------|---|-----|-----|-----|-----|------|
| $f_{Px.y}$ | Port output frequency (with load) | Px.y, $C_L = 20 \text{ pF}$, $R_L = 1 \text{ k}\Omega^{(1)}$ (2) | 3 V | | 12 | | MHz |
| f _{Port CLK} | Clock output frequency | Px.y, $C_L = 20 \text{ pF}^{(2)}$ | 3 V | | 16 | | MHz |

A resistive divider with two 0.5-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.

⁽²⁾ The leakage of the digital port pins is measured individually. The port pin is selected for input, and the pullup/pulldown resistor is disabled.


⁽²⁾ The output voltage reaches at least 10% and 90% V_{CC} at the specified toggle frequency.




Typical Characteristics – Outputs

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

TYPICAL LOW-LEVEL OUTPUT CURRENT vs




TYPICAL LOW-LEVEL OUTPUT CURRENT vs
LOW-LEVEL OUTPUT VOLTAGE




TYPICAL HIGH-LEVEL OUTPUT CURRENT vs





TYPICAL HIGH-LEVEL OUTPUT CURRENT vs






Pin-Oscillator Frequency – Ports Px


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN TYP | MAX | UNIT | |
|----------------------|------------------------------------|---|------|---------|-----|------|--|
| fo _{P1.x} | Port output agaillation frequency | P1.y, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 3 V | 1400 | | kHz | |
| | Port output oscillation frequency | P1.y, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 3 V | 900 | | | |
| 40 | Dort output posillation from upper | P2.0 to P2.5, $C_L = 10 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 2.1/ | 1800 | | kHz | |
| fo _{P2.x} | Port output oscillation frequency | P2.0 to P2.5, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 3 V | 1000 | | | |
| fo _{P2.6/7} | Port output oscillation frequency | P2.6 and P2.7, $C_L = 20 \text{ pF}$, $R_L = 100 \text{ k}\Omega^{(1)(2)}$ | 3 V | 700 | | kHz | |

- A resistive divider with two 100-kΩ resistors between V_{CC} and V_{SS} is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage oscillates with a typical amplitude of 700 mV at the specified toggle frequency.

Typical Characteristics – Pin-Oscillator Frequency





TYPICAL OSCILLATING FREQUENCY



POR/Brownout Reset (BOR)⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TYP | MAX | UNIT |
|-------------------------|---|------------------------------|-----------------|---------------------------|------|------|
| V _{CC(start)} | See Figure 12 | dV _{CC} /dt ≤ 3 V/s | | $0.7 \times V_{(B_IT-)}$ | | V |
| V _(B_IT-) | See Figure 12 through Figure 14 | dV _{CC} /dt ≤ 3 V/s | | 1.40 | | V |
| V _{hys(B_IT-)} | See Figure 12 | dV _{CC} /dt ≤ 3 V/s | | 140 | | mV |
| t _{d(BOR)} | See Figure 12 | | | | 2000 | μs |
| t _(reset) | Pulse length needed at RST/NMI pin to accepted reset internally | | 2.2 V | 2 | | μs |

The current consumption of the brownout module is already included in the I_{CC} current consumption data. The voltage level V_(B_IT-) + V_{hys(B_IT-)}is ≤ 1.8 V.




Figure 12. POR/Brownout Reset (BOR) vs Supply Voltage



Typical Characteristics - POR/Brownout Reset (BOR)




Figure 13. V_{CC(drop)} Level With a Square Voltage Drop to Generate a POR/Brownout Signal




Figure 14. $V_{CC(drop)}$ Level With a Triangle Voltage Drop to Generate a POR/Brownout Signal



DCO Frequency

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|------------------------|--|--|-----------------|------|------|------|-------|
| | | RSELx < 14 | | 1.8 | | 3.6 | V |
| V _{CC} | Supply voltage | RSELx = 14 | | 2.2 | | 3.6 | V |
| | | RSELx = 15 | | 3 | | 3.6 | V |
| f _{DCO(0,0)} | DCO frequency (0, 0) | RSELx = 0, $DCOx = 0$, $MODx = 0$ | 3 V | 0.06 | | 0.14 | MHz |
| f _{DCO(0,3)} | DCO frequency (0, 3) | RSELx = 0, $DCOx = 3$, $MODx = 0$ | 3 V | 0.07 | | 0.17 | MHz |
| f _{DCO(1,3)} | DCO frequency (1, 3) | RSELx = 1, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.15 | | MHz |
| f _{DCO(2,3)} | DCO frequency (2, 3) | RSELx = 2, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.21 | | MHz |
| f _{DCO(3,3)} | DCO frequency (3, 3) | RSELx = 3, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.30 | | MHz |
| f _{DCO(4,3)} | DCO frequency (4, 3) | RSELx = 4, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.41 | | MHz |
| f _{DCO(5,3)} | DCO frequency (5, 3) | RSELx = 5, $DCOx = 3$, $MODx = 0$ | 3 V | | 0.58 | | MHz |
| f _{DCO(6,3)} | DCO frequency (6, 3) | RSELx = 6, $DCOx = 3$, $MODx = 0$ | 3 V | 0.54 | | 1.06 | MHz |
| f _{DCO(7,3)} | DCO frequency (7, 3) | RSELx = 7, $DCOx = 3$, $MODx = 0$ | 3 V | 0.80 | | 1.50 | MHz |
| f _{DCO(8,3)} | DCO frequency (8, 3) | RSELx = 8, $DCOx = 3$, $MODx = 0$ | 3 V | | 1.6 | | MHz |
| f _{DCO(9,3)} | DCO frequency (9, 3) | RSELx = 9, $DCOx = 3$, $MODx = 0$ | 3 V | | 2.3 | | MHz |
| f _{DCO(10,3)} | DCO frequency (10, 3) | RSELx = 10, $DCOx = 3$, $MODx = 0$ | 3 V | | 3.4 | | MHz |
| f _{DCO(11,3)} | DCO frequency (11, 3) | RSELx = 11, $DCOx = 3$, $MODx = 0$ | 3 V | | 4.25 | | MHz |
| f _{DCO(12,3)} | DCO frequency (12, 3) | RSELx = 12, $DCOx = 3$, $MODx = 0$ | 3 V | 4.30 | | 7.30 | MHz |
| f _{DCO(13,3)} | DCO frequency (13, 3) | RSELx = 13, $DCOx = 3$, $MODx = 0$ | 3 V | 6.00 | | 9.60 | MHz |
| f _{DCO(14,3)} | DCO frequency (14, 3) | RSELx = 14, $DCOx = 3$, $MODx = 0$ | 3 V | 8.60 | | 13.9 | MHz |
| f _{DCO(15,3)} | DCO frequency (15, 3) | RSELx = 15, $DCOx = 3$, $MODx = 0$ | 3 V | 12.0 | | 18.5 | MHz |
| f _{DCO(15,7)} | DCO frequency (15, 7) | RSELx = 15, DCOx = 7, MODx = 0 | 3 V | 16.0 | | 26.0 | MHz |
| S _{RSEL} | Frequency step between range RSEL and RSEL+1 | $S_{RSEL} = f_{DCO(RSEL+1,DCO)}/f_{DCO(RSEL,DCO)}$ | 3 V | | 1.35 | | ratio |
| S _{DCO} | Frequency step between tap DCO and DCO+1 | $S_{DCO} = f_{DCO(RSEL,DCO+1)}/f_{DCO(RSEL,DCO)}$ | 3 V | | 1.08 | | ratio |
| Duty cycle | | Measured at SMCLK output | 3 V | | 50 | | % |

Calibrated DCO Frequencies – Tolerance

| PARAMETER | TEST CONDITIONS | T _A | V _{cc} | MIN | TYP | MAX | UNIT |
|--|--|----------------|-----------------|-----|------|-----|------|
| 1-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V | 0°C to 85°C | 3 V | -3 | ±0.5 | +3 | % |
| 1-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V | 30°C | 1.8 V to 3.6 V | -3 | ±2 | +3 | % |
| 1-MHz tolerance overall | BCSCTL1= CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ, calibrated at 30°C and 3 V | -40°C to 85°C | 1.8 V to 3.6 V | -6 | ±3 | +6 | % |
| 8-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V | 0°C to 85°C | 3 V | -3 | ±0.5 | +3 | % |
| 8-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V | 30°C | 2.2 V to 3.6 V | -3 | ±2 | +3 | % |
| 8-MHz tolerance overall | BCSCTL1= CALBC1_8MHZ, DCOCTL = CALDCO_8MHZ, calibrated at 30°C and 3 V | -40°C to 85°C | 2.2 V to 3.6 V | -6 | ±3 | +6 | % |
| 12-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V | 0°C to 85°C | 3 V | -3 | ±0.5 | +3 | % |
| 12-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V | 30°C | 2.7 V to 3.6 V | -3 | ±2 | +3 | % |
| 12-MHz tolerance overall | BCSCTL1= CALBC1_12MHZ, DCOCTL = CALDCO_12MHZ, calibrated at 30°C and 3 V | -40°C to 85°C | 2.7 V to 3.6 V | -6 | ±3 | +6 | % |
| 16-MHz tolerance over temperature ⁽¹⁾ | BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V | 0°C to 85°C | 3.3 V | -3 | ±0.5 | +3 | % |
| 16-MHz tolerance over V _{CC} | BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V | 30°C | 3.3 V to 3.6 V | -3 | ±2 | +3 | % |
| 16-MHz tolerance overall | BCSCTL1= CALBC1_16MHZ, DCOCTL = CALDCO_16MHZ, calibrated at 30°C and 3 V | -40°C to 85°C | 3.3 V to 3.6 V | -6 | ±3 | +6 | % |

⁽¹⁾ This is the frequency change from the measured frequency at 30°C over temperature.



Wake-Up From Lower-Power Modes (LPM3/4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT | | |
|-------------------------|---|--|-----------------|-----|---------------------------------------|-----|------|--|--|
| t _{DCO,LPM3/4} | DCO clock wake-up time from LPM3/4 ⁽¹⁾ | BCSCTL1 = CALBC1_1MHZ, DCOCTL = CALDCO_1MHZ | 3 V | | 1.5 | | μs | | |
| t _{CPU,LPM3/4} | CPU wake-up time from LPM3/4 ⁽²⁾ | | | | 1/f _{MCLK} + Clock,LPM3/4 | | | | |

⁽¹⁾ The DCO clock wake-up time is measured from the edge of an external wake-up signal (for example, a port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).

Typical Characteristics - DCO Clock Wake-Up Time From LPM3/4




Figure 15. DCO Wake-Up Time From LPM3 vs DCO Frequency

⁽²⁾ Parameter applicable only if DCOCLK is used for MCLK.

Crystal Oscillator, XT1, Low-Frequency Mode⁽¹⁾

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------------|---|--|-----------------|-------|-------|-------|------|
| f _{LFXT1,LF} | LFXT1 oscillator crystal frequency, LF mode 0, 1 | XTS = 0, LFXT1Sx = 0 or 1 | 1.8 V to 3.6 V | | 32768 | | Hz |
| f _{LFXT1,LF,logic} | LFXT1 oscillator logic level square wave input frequency, LF mode | XTS = 0, XCAPx = 0, LFXT1Sx = 3 | 1.8 V to 3.6 V | 10000 | 32768 | 50000 | Hz |
| 04 | Oscillation allowance for | $XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 6$ pF | | | 500 | | kΩ |
| OA _{LF} | LF crystals | $XTS = 0$, $LFXT1Sx = 0$, $f_{LFXT1,LF} = 32768$ Hz, $C_{L,eff} = 12$ pF | | | 200 | | K77 |
| | | XTS = 0, $XCAPx = 0$ | | | 1 | | |
| C | Integrated effective load | XTS = 0, $XCAPx = 1$ | | | 5.5 | | , F |
| $C_{L,eff}$ | capacitance, LF mode (2) | XTS = 0, $XCAPx = 2$ | | | 8.5 | | pF |
| | | XTS = 0, XCAPx = 3 | | | 11 | | Ÿ |
| Duty cycle | LF mode | XTS = 0, Measured at P2.0/ACLK, f _{LFXT1,LF} = 32768 Hz | 2.2 V | 30 | 50 | 70 | % |
| f _{Fault,LF} | Oscillator fault frequency, LF mode ⁽³⁾ | XTS = 0, XCAPx = 0, LFXT1Sx = 3 ⁽⁴⁾ | 2.2 V | 10 | | 10000 | Hz |

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
 - (a) Keep the trace between the device and the crystal as short as possible.
 - (b) Design a good ground plane around the oscillator pins.
 - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
 - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
 - (e) Use assembly materials and praxis to avoid any parasitic load on the oscillator XIN and XOUT pins.
 - (f) If conformal coating is used, ensure that it does not induce capacitive/resistive leakage between the oscillator pins.
 - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).
 - Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- 4) Measured with logic-level input frequency but also applies to operation with crystals.

Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | T _A | V _{cc} | MIN | TYP | MAX | UNIT |
|--------------------|------------------------------------|----------------|-----------------|-----|-----|-----|------|
| f_{VLO} | VLO frequency ⁽¹⁾ | -40°C to 85°C | 3 V | 4 | 12 | 20 | kHz |
| df_{VLO}/d_{T} | VLO frequency temperature drift | -40°C to 85°C | 3 V | | 0.5 | | %/°C |
| df_{VLO}/dV_{CC} | VLO frequency supply voltage drift | 25°C | 1.8 V to 3.6 V | | 4 | | %/V |

⁽¹⁾ Ensured by design on specified temperature.

Timer A

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN TYP MAX | UNIT |
|---|------------------------|-----------------|---------------------|-------------|------|
| f_{TA} Timer_A input clock frequency $SMCLK$ Duty cycle = 50% ± 10% | | | f _{SYSTEM} | MHz | |
| t _{TA,cap} | Timer_A capture timing | TAO, TA1 | 3 V | 20 | ns |




USI, Universal Serial Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN TYP | MAX | UNIT |
|---------------------|---|--|-----------------|---------------------|--------------------------|------|
| f _{USI} | USI module clock frequency | External: SCLK, Duty cycle = 50% ± 10% | | f _{SYSTEM} | | MHz |
| f _(SCLK) | Serial clock frequency, slave mode | SPI slave mode | 3 V | | 6 | MHz |
| V _{OL,I2C} | Low-level output voltage on SDA and SCL | USI module in I2C mode, I _(OLmax) = 1.5 mA | 3 V | V _{SS} | V _{SS} + 0.4 | V |

Typical Characteristics – USI Low-Level Output Voltage on SDA and SCL






Figure 16. USI Low-Level Output Voltage vs Output Current

Figure 17. USI Low-Level Output Voltage vs Output Current

Flash Memory

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|----------------------------|---|-----------------------|-----------------|-----------------|-----------------|-----|------------------|
| V _{CC(PGM/ERASE)} | Program and erase supply voltage | | | 2.2 | | 3.6 | V |
| f _{FTG} | Flash timing generator frequency | | | 257 | | 476 | kHz |
| I _{PGM} | Supply current from V _{CC} during program | | 2.2 V, 3.6 V | | 1 | 5 | mA |
| I _{ERASE} | Supply current from V _{CC} during erase | | 2.2 V, 3.6 V | | 1 | 7 | mA |
| t _{CPT} | Cumulative program time ⁽¹⁾ | | 2.2 V, 3.6 V | | | 10 | ms |
| t _{CMErase} | Cumulative mass erase time | | 2.2 V, 3.6 V | 20 | | | ms |
| | Program and erase endurance | | | 10 ⁴ | 10 ⁵ | | cycles |
| t _{Retention} | Data retention duration | T _J = 25°C | | 100 | | | years |
| t _{Word} | Word or byte program time | See (2) | | | 30 | | t _{FTG} |
| t _{Block, 0} | Block program time for first byte or word | See (2) | | | 25 | | t _{FTG} |
| t _{Block, 1-63} | Block program time for each additional byte or word | See (2) | | | 18 | | t _{FTG} |
| t _{Block, End} | Block program end-sequence wait time | See (2) | | | 6 | | t _{FTG} |
| t _{Mass Erase} | Mass erase time | See (2) | | | 10593 | | t _{FTG} |

The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word or byte write mode and block write mode.

These values are hardwired into the flash controller's state machine ($t_{FTG} = 1/f_{FTG}$). (2)



ZHCS965A –JUNE 2012–REVISED NOVEMBER 2012

Flash Memory (continued)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|------------------------|--------------------|-----------------|-----------------|-----|------|-----|------------------|
| t _{Seg Erase} | Segment erase time | See (2) | | | 4819 | | t _{FTG} |



RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN MAX | UNIT |
|---|-----------------|---------|------|
| V _(RAMh) RAM retention supply voltage ⁽¹⁾ | CPU halted | 1.6 | V |

⁽¹⁾ This parameter defines the minimum supply voltage V_{CC} when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | V _{cc} | MIN | TYP | MAX | UNIT |
|-----------------------|---|-----------------|-----------------|-------|-----|-----|------|
| f _{SBW} | Spy-Bi-Wire input frequency | | 2.2 V | 0 | | 20 | MHz |
| t _{SBW,Low} | Spy-Bi-Wire low clock pulse length | | 2.2 V | 0.025 | | 15 | μs |
| t _{SBW,En} | Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge ⁽¹⁾) | | 2.2 V | | | 1 | μs |
| t _{SBW,Ret} | Spy-Bi-Wire return to normal operation time | | 2.2 V | 15 | | 100 | μs |
| f _{TCK} | TCK input frequency ⁽²⁾ | | 2.2 V | 0 | | 5 | MHz |
| R _{Internal} | Internal pulldown resistance on TEST | | 2.2 V | 25 | 60 | 90 | kΩ |

⁽¹⁾ Tools accessing the Spy-Bi-Wire interface need to wait for the maximum t_{SBW,En} time after pulling the TEST/SBWCLK pin high before applying the first SBWCLK clock edge.

JTAG Fuse⁽¹⁾

| | | · | | | |
|-----------------|---|-----------------------|-----|-----|------|
| | PARAMETER | TEST CONDITIONS | MIN | MAX | UNIT |
| $V_{CC(FB)}$ | Supply voltage during fuse-blow condition | T _A = 25°C | 2.5 | | V |
| V_{FB} | Voltage level on TEST for fuse blow | | 6 | 7 | V |
| I _{FB} | Supply current into TEST during fuse blow | | | 100 | mA |
| t _{FB} | Time to blow fuse | | | 1 | ms |


⁽¹⁾ Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

⁽²⁾ f_{TCK} may be restricted to meet the timing requirements of the module selected.



PIN SCHEMATICS

Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.




Table 15. Port P1 (P1.0 to P1.2) Pin Functions

| PIN NAME (P1.x) | x | FUNCTION | CON | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | |
|-----------------|---|--------------------|------------|---------------------------------------|----------|--|--|--|
| | | | P1DIR.x | P1SEL.x | P1SEL2.x | | | |
| P1.0/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | | | |
| TA0CLK/ | 0 | TA0.TACLK | 0 | 1 | 0 | | | |
| ACLK/ | | ACLK | 1 | 1 | 0 | | | |
| Pin Osc | | Capacitive sensing | х | 0 | 1 | | | |
| P1.1/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | | | |
| TA0.0/ | 1 | TA0.0 | 1 | 1 | 0 | | | |
| | | TA0.CCI0A | 0 | 1 | 0 | | | |
| Pin Osc | | Capacitive sensing | X | 0 | 1 | | | |
| P1.2/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | | | |
| TA0.1/ | 2 | TA0.1 | 1 | 1 | 0 | | | |
| | | TA0.CCI1A | 0 | 1 | 0 | | | |
| Pin Osc | | Capacitive sensing | X | 0 | 1 | | | |

⁽¹⁾ X = don't care



Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.




Table 16. Port P1 (P1.3) Pin Functions

| PIN NAME (P1.x) | x | FUNCTION | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | |
|--------------------|---|--------------------|---------------------------------------|---------|----------|-------------------------|--|
| | | | P1DIR.x | P1SEL.x | P1SEL2.x | ADC10AE.x (INCH.x=1) | |
| P1.3/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | |
| ADC10CLK/ | | ADC10CLK | 1 | 1 | 0 | 0 | |
| A3/ | 3 | A3 | X | X | X | 1 (y = 3) | |
| VREF-/ | 3 | VREF- | X | X | Х | 1 | |
| VEREF-/ | | VEREF- | Х | Х | Х | 1 | |
| Pin Osc | | Capacitive sensing | X | 0 | 1 | 0 | |

⁽¹⁾ X = don't care

www.ti.com.cn

Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.




Table 17. Port P1 (P1.4) Pin Functions

| | | x FUNCTION | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | | | |
|-----------------|---|--------------------|------------|---------------------------------------|----------|-------------------------|-----------|--|--|--|--|
| PIN NAME (P1.x) | x | | P1DIR.x | P1SEL.x | P1SEL2.x | ADC10AE.x (INCH.x=1) | JTAG Mode | | | | |
| P1.4/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | | | | |
| SMCLK/ | | SMCLK | 1 | 1 | 0 | 0 | 0 | | | | |
| TA0.2/ | | TA0.2 | 1 | 1 | 1 | 0 | 0 | | | | |
| | | TA0.CCI2A | 0 | 1 | 1 | 0 | 0 | | | | |
| VREF+/ | 4 | VREF+ | X | Х | Х | 1 | 0 | | | | |
| VEREF+/ | | VEREF+ | X | Х | Х | 1 | 0 | | | | |
| A4/ | | A4 | X | Х | Х | 1 (y = 4) | 0 | | | | |
| TCK/ | | TCK | X | Х | Х | 0 | 1 | | | | |
| Pin Osc | | Capacitive sensing | X | 0 | 1 | 0 | 0 | | | | |

⁽¹⁾ X = don't care



Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger



^{*} Note: MSP430G2x32 devices only. MSP430G2x02 devices have no ADC10.



Table 18. Port P1 (P1.5 to P1.7) Pin Functions

| PIN NAME | | | | | CONTROL BIT | S / SIGNALS ⁽¹⁾ | | |
|-----------|---|--------------------|------------|---------|-------------|----------------------------|-----------|-------------------------|
| (P1.x) | x | FUNCTION | P1DIR.x | P1SEL.x | P1SEL2.x | USIP.x | JTAG Mode | ADC10AE.x (INCH.x=1) |
| P1.5/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | 0 |
| TA0.0/ | | TA0.0 | 1 | 1 | 0 | 0 | 0 | 0 |
| SCLK/ | _ | SPI mode | from USI | 1 | 0 | 1 | 0 | 0 |
| A5/ | 5 | A5 | Х | Х | Х | 0 | 0 | 1 (y = 5) |
| TMS/ | | TMS | X | Х | Х | 0 | 1 | 0 |
| Pin Osc | | Capacitive sensing | Х | 0 | 1 | 0 | 0 | 0 |
| P1.6/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | 0 |
| TA0.1/ | | TA0.1 | 1 | 1 | 0 | 0 | 0 | 0 |
| SDO/ | | SPI mode | from USI | 1 | 0 | ! | 0 | 0 |
| SCL/ | 6 | I2C mode | from USI | 1 | 0 | ! | 0 | 0 |
| A6/ | | A6 | Х | Х | Х | 0 | 0 | 1 (y = 6) |
| TDI/TCLK/ | | TDI/TCLK | X | Х | Х | 0 | 1 | 0 |
| Pin Osc | | Capacitive sensing | Х | 0 | 1 | 0 | 0 | 0 |
| P1.7/ | | P1.x (I/O) | I: 0; O: 1 | 0 | 0 | 0 | 0 | 0 |
| SDI/ | | SPI mode | from USI | 1 | 0 | 1 | 0 | 0 |
| SDA/ | 7 | SPI mode | from USI | 1 | 0 | 1 | 0 | 0 |
| A7/ | ' | A7 | Х | Х | Х | 0 | 0 | 1 (y = 7) |
| TDO/TDI/ | | TDO/TDI | X | Х | Х | 0 | 1 | 0 |
| Pin Osc | | Capacitive sensing | X | 0 | 1 | 0 | 0 | 0 |

⁽¹⁾ X = don't care



Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger






Table 19. Port P2 (P2.0 to P2.5) Pin Functions

| PIN NAME | | FUNCTION | CONT | ROL BITS / SIGN | ALS ⁽¹⁾ |
|----------|---|--------------------|------------|-----------------|--------------------|
| (P2.x) | х | FUNCTION | P2DIR.x | P2SEL.x | P2SEL2.x |
| P2.0/ | 0 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | U | Capacitive sensing | X | 0 | 1 |
| P2.1/ | 1 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | ' | Capacitive sensing | Х | 0 | 1 |
| P2.2/ | 2 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | 2 | Capacitive sensing | Х | 0 | 1 |
| P2.3/ | 3 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | 3 | Capacitive sensing | Х | 0 | 1 |
| P2.4/ | 4 | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | 4 | Capacitive sensing | Х | 0 | 1 |
| P2.5/ | F | P2.x (I/O) | I: 0; O: 1 | 0 | 0 |
| Pin Osc | 5 | Capacitive sensing | Х | 0 | 1 |

⁽¹⁾ X = don't care



Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger




Table 20. Port P2 (P2.6) Pin Functions

| PIN NAME | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | |
|----------|---|--------------------|---------------------------------------|--------------------|----------------------|--|--|--|
| (P2.x) | x | FUNCTION | P2DIR.x | P2SEL.6 P2SEL.7 | P2SEL2.6 P2SEL2.7 | | | |
| XIN/ | | XIN | 0 | 1 1 | 0 | | | |
| P2.6/ | | P2.x (I/O) | I: 0; O: 1 | 0 X | 0 | | | |
| TA0.1/ | 6 | Timer0_A3.TA1 | 1 | 1 0 | 0 | | | |
| Pin Osc | | Capacitive sensing | х | 0 X | 1 X | | | |

(1) X = don't care



Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger




Table 21. Port P2 (P2.7) Pin Functions

| PIN NAME | | | CONTROL BITS / SIGNALS ⁽¹⁾ | | | | | |
|----------|---|--------------------|---------------------------------------|--------------------|----------------------|--|--|--|
| (P2.x) | x | FUNCTION | P2DIR.x | P2SEL.6 P2SEL.7 | P2SEL2.6 P2SEL2.7 | | | |
| XOUT/ | | хоит | Х | 1 1 | 0 0 | | | |
| P2.7/ | 7 | P2.x (I/O) | I: 0; O: 1 | X 0 | 0 0 | | | |
| Pin Osc | | Capacitive sensing | Х | X 0 | X 1 | | | |

(1) X = don't care



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

TEXAS Instruments

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|--------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| MSP430G2302IPW1EP | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2302EP | Samples |
| MSP430G2302IPW1REP | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2302EP | Samples |
| V62/12623-01XE | ACTIVE | TSSOP | PW | 14 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2302EP | Samples |
| V62/12623-01XE-T | ACTIVE | TSSOP | PW | 14 | 90 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 85 | G2302EP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF MSP430G2302-EP:

● Catalog: MSP430G2302

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | _ | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|-------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| MSP430G2302IPW1REP | TSSOP | PW | 14 | 2000 | 330.0 | 12.4 | 6.9 | 5.6 | 1.6 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430G2302IPW1REP | TSSOP | PW | 14 | 2000 | 356.0 | 356.0 | 35.0 |

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|-------------------|--------------|--------------|------|-----|--------|--------|--------|--------|
| MSP430G2302IPW1EP | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |
| V62/12623-01XE-T | PW | TSSOP | 14 | 90 | 530 | 10.2 | 3600 | 3.5 |

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司