LM5113 80V 1.2A、5A 半桥 GaN 驱动器

1 特性

- 独立的高侧和低侧 TTL 逻辑输入
- 1.2A/5A 峰值拉/灌电流
- 高侧浮动偏置电压轨工作电压高达 100VDC
- 内部自举电源电压钳位
- 分离输出实现可调的开通/关断强度
- 0.6Ω/2.1Ω 下拉/上拉电阻
- 快速传播时间（典型值为 28ns）
- 出色的传播延迟匹配（典型值为 1.5ns）
- 电源轨欠压锁定
- 低功耗

2 应用

- 商用通信整流器
- 商用直流/直流转换器
- 闭环步进电机驱动器
- 基带单元 (BBU)
- 宏远程无线电单元 (RRU)

3 说明

LM5113 器件专为同时驱动采用同步降压或半桥配置的高侧和低侧增强模式氮化镓 (GaN) FET 而设计。浮动高侧驱动器能够驱动工作电压高达 100V 的增强模式 GaN FET。该器件采用自举技术生成高侧偏置电压，并在内部将其钳位在 5.2V，从而防止栅极电压超出增强模式 GaN FET 的最大栅源电压额定值。LM5113 的输入与 TTL 逻辑兼容，并且无论 VDD 电压如何，最高都能够承受 14V 的输入电压。LM5113 具有分栅输出，可独立灵活地调节开通和关断强度。

LMG1205 是 LM5113 的增强版。LMG1205 沿用了 LM5113 的设计，包括启动逻辑、电平转换器和断电 Vgs 钳位增强，提供更加强大可靠的解决方案。

此外，LM5113 具有强劲的灌电流能力，可使栅极保持低电平状态，从而防止开关操作期间发生意外导通。LM5113 的工作频率最高可达数 MHz。LM5113 采用标准的 WSON-10 引脚封装和 12 凸点 DSBGA 封装。WSON-10 引脚封装包含外露焊盘，有助于提升散热性能。DSBGA 封装具有紧凑型特点，并且封装电感极低。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
LM5113	WSON (10)	4.00mm x 4.00mm
	DSBGA (12)	2.00mm × 2.00mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

简化应用示意图



本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。 有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。 TI 不保证翻译的准确性和有效性。 在实际设计之前，请务必参考最新版本的英文版本。

English Data Sheet: SNVS725

目录

1 特性 1
2 应用 1
3 说明 1
4 修订历史记录 2
5 **Pin Configuration and Functions** 3
6 **Specifications** 4
 6.1 Absolute Maximum Ratings 4
 6.2 ESD Ratings 4
 6.3 Recommended Operating Conditions 4
 6.4 Thermal Information 4
 6.5 Electrical Characteristics 5
 6.6 Switching Characteristics 6
 6.7 Typical Characteristics 7
7 **Detailed Description** 10
 7.1 Overview 10
 7.2 Functional Block Diagram 10
 7.3 Feature Description 10
 7.4 Device Functional Modes 12
8 **Application and Implementation** 13
 8.1 Application Information 13
 8.2 Typical Application 13
9 **Power Supply Recommendations** 17
10 **Layout** 18
 10.1 Layout Guidelines 18
 10.2 Layout Examples 19
11 器件和文档支持 20
 11.1 文档支持 20
 11.2 支持资源 20
 11.3 商标 20
 11.4 静电放电警告 20
 11.5 Glossary 20
12 机械、封装和可订购信息 20

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision H (January 2018) to Revision I **Page**

- 从数据表标题中删除了“NRND” 1
- 删除了 NRND 披露声明 1

Changes from Revision G (January 2016) to Revision H **Page**

- 将数据表标题从“用于增强模式 GaN FET 的 LM5113 100V、1.2A/5A 半桥栅极驱动器”更改成了“LM5113 80V、1.2A、5A 半桥 GaN 驱动器” 1
- 在数据表中添加了“不建议用于新设计”声明 1
- 增加内容到*说明*部分 1
- 更改了第一页的重要图形 1
- Removed HB to VDD parameter from the *Absolute Maximum Ratings* table 4
- Changed the HS to VSS maximum from: 100 V to: 93 V 4
- Changed the HB to VSS maximum from: 107 V to: V(HS) + 7 V 4
- Changed the human-body model value from: ±2000 to: ±1000 4
- Changed HS maximum from: 100 V to: 90 V 4
- Changed the *Functional Block Diagram* 10
- Changed the last paragraph and add new images to the *Input and Output* section 10
- Added content to the *Start-up and UVLO* section 11

Changes from Revision F (April 2013) to Revision G **Page**

- 添加了 *ESD 额定值* 表、*特性 说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和文档支持部分以及机械、封装和可订购信息部分* 1

Changes from Revision E (April 2013) to Revision F **Page**

- 将美国国家半导体数据表的版面布局更改成了 TI 格式 1

Copyright © 2011–2019, Texas Instruments Incorporated

5 Pin Configuration and Functions

DPR Package
10-Pin WSON With Exposed Thermal Pad
Top View



YFX Package
12-Pin DSBGA
Top View



Pin Functions

PIN			TYPE (1)	DESCRIPTION
NAME	WSON	DSBGA		
VDD	1	A3, C4 (2)	P	5-V Positive gate drive supply: locally decouple to VSS using low ESR/ESL capacitor located as close to the IC as possible.
HB	2	D3	P	High-side gate driver bootstrap rail: connect the positive terminal of the bootstrap capacitor to HB and the negative terminal to HS. The bootstrap capacitor should be placed as close to the IC as possible.
HOH	3	D2	O	High-side gate driver turnon output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnon speed.
HOL	4	D1	O	High-side gate driver turnoff output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnoff speed.
HS	5	C1, D4 (2)	P	High-side GaN FET source connection: connect to the bootstrap capacitor negative terminal and the source of the high-side GaN FET.
HI	6	B4	I	High-side driver control input. The LM5113 inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.
LI	7	A4	I	Low-side driver control input. The LM5113 inputs have TTL type thresholds. Unused inputs should be tied to ground and not left open.
VSS	8	A2	G	Ground return: all signals are referenced to this ground.
LOL	9	A1	O	Low-side gate driver sink-current output: connect to the gate of the low-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnoff speed.
LOH	10	B1	O	Low-side gate driver source-current output: connect to the gate of high-side GaN FET with a short, low inductance path. A gate resistor can be used to adjust the turnon speed.
Exposed Pad	EP	—	—	Exposed pad: TI recommends that the exposed pad on the bottom of the package be soldered to ground plane on the printed-circuit board to aid thermal dissipation.

(1) I = Input, O = Output, G = Ground, P = Power
(2) A3 and C4, C1 and D4 are internally connected

Copyright © 2011–2019, Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

	MIN	MAX	UNIT
VDD to VSS	–0.3	7	V
HB to HS	–0.3	7	V
LI or HI input	–0.3	15	V
LOH, LOL output	–0.3	VDD + 0.3	V
HOH, HOL output	V_{HS} – 0.3	V_{HB} +0.3	V
HS to VSS	–5	93	V
HB to VSS	0	V_{HS} + 7	V
Operating junction temperature		150	°C
Storage temperature, T_{stg}	–55	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
VDD	4.5		5.5	V
LI or HI input	0		14	V
HS	–5		90	V
HB	V_{HS} + 4		V_{HS} + 5.5	V
HS slew rate			50	V/ns
Operating junction temperature	–40		125	°C

6.4 Thermal Information

THERMAL METRIC[1]		LM5113 DPR (WSON) 10 PINS	LM5113 YFX (DSBGA) 12 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	37.5	76.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	35.8	0.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	12.0	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.3	1.6	°C/W
ψ_{JB}	Junction-to-board characterization parameter	14.9	12.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	4.1	–	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

Copyright © 2011–2019, Texas Instruments Incorporated

6.5 Electrical Characteristics

Specifications are T_J = 25°C. Unless otherwise specified: V_{DD} = V_{HB} = 5 V, V_{SS} = V_{HS} = 0 V.
No load on LOL and HOL or HOH and HOL(1).

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CURRENTS							
I_{DD}	VDD quiescent current	LI = HI = 0 V	T_J = 25°C		0.07		mA
			T_J = –40°C to 125°C			0.1	
I_{DDO}	VDD operating current	f = 500 kHz	T_J = 25°C		2.0		mA
			T_J = –40°C to 125°C			3.0	
I_{HB}	Total HB quiescent current	LI = HI = 0 V	T_J = 25°C		0.08		mA
			T_J = –40°C to 125°C			0.1	
I_{HBO}	Total HB operating current	f = 500 kHz	T_J = 25°C		1.5		mA
			T_J = –40°C to 125°C			2.5	
I_{HBS}	HB to VSS quiescent current	HS = HB = 100 V	T_J = 25°C		0.1		µA
			T_J = –40°C to 125°C			8	
I_{HBSO}	HB to VSS operating current	f = 500 kHz	T_J = 25°C		0.4		mA
			T_J = –40°C to 125°C			1.0	
INPUT PINS							
V_{IR}	Input voltage threshold	Rising edge	T_J = 25°C		2.06		V
			T_J = –40°C to 125°C	1.89		2.18	
V_{IF}	Input voltage threshold	Falling edge	T_J = 25°C		1.66		V
			T_J = –40°C to 125°C	1.48		1.76	
V_{IHYS}	Input voltage hysteresis				400		mV
R_I	Input pulldown resistance	T_J = 25°C			200		kΩ
		T_J = –40°C to 125°C		100		300	
UNDERVOLTAGE PROTECTION							
V_{DDR}	VDD rising threshold	T_J = 25°C			3.8		V
		T_J = –40°C to 125°C		3.2		4.5	
V_{DDH}	VDD threshold hysteresis				0.2		V
V_{HBR}	HB rising threshold	T_J = 25°C			3.2		V
		T_J = –40°C to 125°C		2.5		3.9	
V_{HBH}	HB threshold hysteresis				0.2		V
BOOTSTRAP DIODE							
V_{DL}	Low-current forward voltage	I_{VDD-HB} = 100 µA	T_J = 25°C		0.45		V
			T_J = –40°C to 125°C			0.65	
V_{DH}	High-current forward voltage	I_{VDD-HB} = 100 mA	T_J = 25°C		0.90		V
			T_J = –40°C to 125°C			1.00	
R_D	Dynamic resistance	I_{VDD-HB} = 100 mA	T_J = 25°C		1.85		Ω
			T_J = –40°C to 125°C			3.60	
	HB-HS clamp	Regulation voltage	T_J = 25°C		5.2		V
			T_J = –40°C to 125°C	4.7		5.45	

(1) Minimum and maximum limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).

Copyright © 2011–2019, Texas Instruments Incorporated

Electrical Characteristics (continued)

Specifications are T_J = 25°C. Unless otherwise specified: V_{DD} = V_{HB} = 5 V, V_{SS} = V_{HS} = 0 V.
No load on LOL and HOL or HOH and HOL[(1)].

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
LOW- AND HIGH-SIDE GATE DRIVER							
V_{OL}	Low-level output voltage	I_{HOL} = I_{LOL} = 100 mA	T_J = 25°C		0.06		V
			T_J = –40°C to 125°C			0.10	
V_{OH}	High-level output voltage V_{OH} = VDD – LOH or V_{OH} = HB – HOH	I_{HOH} = I_{LOH} = 100 mA	T_J = 25°C		0.21		V
			T_J = –40°C to 125°C			0.31	
I_{OHL}	Peak source current	HOH, LOH = 0 V			1.2		A
I_{OLL}	Peak sink current	HOL, LOL = 5 V			5		A
I_{OHLK}	High-level output leakage current	HOH, LOH = 0 V	T_J = –40°C to 125°C			1.5	µA
I_{OLLK}	Low-level output leakage current	HOL, LOL = 5 V	T_J = –40°C to 125°C			1.5	µA

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{LPHL}	LO turnoff propagation delay	LI falling to LOL falling	T_J = 25°C		26.5		ns
			T_J = –40°C to 125°C			45.0	
t_{LPLH}	LO turnon propagation delay	LI rising to LOH rising	T_J = 25°C		28.0		ns
			T_J = –40°C to 125°C			45.0	
t_{HPHL}	HO turnoff propagation delay	HI falling to HOL falling	T_J = 25°C		26.5		ns
			T_J = –40°C to 125°C			45.0	
t_{HPLH}	HO turnon propagation delay	HI rising to HOH rising	T_J = 25°C		28.0		ns
			T_J = –40°C to 125°C			45.0	
t_{MON}	Delay matching LO on & HO off	T_J = 25°C			1.5		ns
		T_J = –40°C to 125°C				8.0	
t_{MOFF}	Delay matching LO off & HO on	T_J = 25°C			1.5		ns
		T_J = –40°C to 125°C				8.0	
t_{HRC}	HO rise time (0.5 V – 4.5 V)	C_L = 1000 pF			7.0		ns
t_{LRC}	LO rise time (0.5 V – 4.5 V)	C_L = 1000 pF			7.0		ns
t_{HFC}	HO fall time (0.5 V – 4.5 V)	C_L = 1000 pF			1.5		ns
t_{LFC}	LO fall time (0.5 V – 4.5 V)	C_L = 1000 pF			1.5		ns
t_{PW}	Minimum input pulse width that changes the output				10		ns
t_{BS}	Bootstrap diode reverse recovery time	I_F = 100 mA, I_R = 100 mA			40		ns

Copyright © 2011–2019, Texas Instruments Incorporated



Figure 1. Timing Diagram

6.7 Typical Characteristics



Figure 2. Peak Source Current vs Output Voltage



Figure 3. Peak Sink Current vs Output Voltage



Figure 4. I_{DDO} vs Frequency



Figure 5. I_{HBO} vs Frequency

Copyright © 2011–2019, Texas Instruments Incorporated

Typical Characteristics (continued)



Figure 6. I_{DD} vs Temperature



Figure 7. I_{HB} vs Temperature



Figure 8. UVLO Rising Thresholds vs Temperature



Figure 9. UVLO Falling Thresholds vs Temperature



Figure 10. Input Thresholds vs Temperature



Figure 11. Input Threshold Hysteresis vs Temperature

Copyright © 2011–2019, Texas Instruments Incorporated

Typical Characteristics (continued)



Figure 12. Bootstrap Diode Forward Voltage



Figure 13. Propagation Delay vs Temperature



Note: Unless otherwise specified,
VDD = VHB = 5 V, VSS = VHS = 0 V.

Figure 14. LO & HO Gate Drive – High/Low Level Output Voltage vs Temperature



Note: Unless otherwise specified,
VDD = VHB = 5 V, VSS = VHS = 0 V.

Figure 15. HB Regulation Voltage vs Temperature

7 Detailed Description

7.1 Overview

The LM5113 is a high frequency high- and low- side gate driver for enhancement mode Gallium Nitride (GaN) FETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of driving a high-side enhancement mode GaN FET operating up to 100 V. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5.2 V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The LM5113 has split gate outputs with strong sink capability, providing flexibility to adjust the turnon and turnoff strength independently.

The LM5113 can operate up to several MHz, and available in a standard WSON-10 pin package and a 12-bump DSBGA package. The WSON-10 pin package contains an exposed pad to aid power dissipation. The DSBGA package offers a compact footprint and minimized package inductance.

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 Input and Output

The inputs are independently controlled with TTL input thresholds, and can withstand voltages up to 14 V regardless of the VDD voltage, which means it could be directly connected to the outputs of PWM controllers with up to 14-V power supply, saving a buffer stage between output of higher-voltage powered controller, for example LM5025 with 10 V, and input of the LM5113.

The output pulldown and pullup resistance of LM5113 is optimized for enhancement mode GaN FETs to achieve high frequency and efficient operation. The 0.6-Ω pulldown resistance provides a robust low impedance turnoff path necessary to eliminate undesired turnon induced by high dv/dt or high di/dt. The 2.1-Ω pullup resistance helps reduce the ringing and over-shoot of the switch node voltage. The split outputs of the LM5113 offer flexibility to adjust the turnon and turnoff speed by independently adding additional impedance in either the turnon path, the turnoff path, or both.

Copyright © 2011–2019, Texas Instruments Incorporated

Feature Description (continued)

It is very important that the input signal of the two channels HI and LI, which has logic compatible threshold and hysteresis, must be tied to either VDD or VSS if they are not used. This inputs must not be left floating.

Additionally, the input signals avoid pulses shorter than 3 ns by using the input filter to the HI and LI input pins. The values and part numbers of the circuit components are shown in the Figure 16.



Figure 16. Input Filter 1 (High-Side Input Filter)

If short pulses or short delays are required, the circuit in Figure 17 is recommended.



Copyright © 2017, Texas Instruments Incorporated

Figure 17. Input Filter 1 for Short Pulses (High-Side Input Filter)

7.3.2 Start-Up and UVLO

The start-up voltage sequencing for this device is as follows: VDD voltage first, with the VIN voltage present thereafter.

The LM5113 requires an external bootstrap diode with a 20-Ω series resistor to charge the high-side supply on a cycle-by-cycle basis. The recommended bootstrap diode options are BAT46, BAT41, or LL4148.

The LM5113 has an Undervoltage Lockout (UVLO) on both the VDD and bootstrap supplies. When the VDD voltage is below the threshold voltage of 3.8 V, both the HI and LI inputs are ignored, to prevent the GaN FETs from being partially turned on. Also if there is insufficient VDD voltage, the UVLO will actively pull the LOL and HOL low. When the HB to HS bootstrap voltage is below the UVLO threshold of 3.2 V, only HOL is pulled low. Both UVLO threshold voltages have 200 mV of hysteresis to avoid chattering.

Table 1. VDD UVLO Feature Logic Operation

CONDITION ($V_{HB-HS} > V_{HBR}$ for all cases below)	HI	LI	HO	LO
V_{DD} - V_{SS} < V_{DDR} during device start-up	H	L	L	L
V_{DD} - V_{SS} < V_{DDR} during device start-up	L	H	L	L
V_{DD} - V_{SS} < V_{DDR} during device start-up	H	H	L	L
V_{DD} - V_{SS} < V_{DDR} during device start-up	L	L	L	L
V_{DD} - V_{SS} < V_{DDR} - V_{DDH} after device start-up	H	L	L	L
V_{DD} - V_{SS} < V_{DDR} - V_{DDH} after device start-up	L	H	L	L
V_{DD} - V_{SS} < V_{DDR} - V_{DDH} after device start-up	H	H	L	L
V_{DD} - V_{SS} < V_{DDR} - V_{DDH} after device start-up	L	L	L	L

Table 2. V_{HB-HS} UVLO Feature Logic Operation

CONDITION ($V_{DD} > V_{DDR}$ for all cases below)	HI	LI	HO	LO
$V_{HB-HS} < V_{HBR}$ during device start-up	H	L	L	L
$V_{HB-HS} < V_{HBR}$ during device start-up	L	H	L	H
$V_{HB-HS} < V_{HBR}$ during device start-up	H	H	L	H
$V_{HB-HS} < V_{HBR}$ during device start-up	L	L	L	L
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	H	L	L	L
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	L	H	L	H
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	H	H	L	H
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	L	L	L	L

7.3.3 HS Negative Voltage and Bootstrap Supply Voltage Clamping

Due to the intrinsic feature of enhancement mode GaN FETs, the source-to-drain voltage of the bottom switch, is usually higher than a diode forward voltage drop when the gate is pulled low. This will cause negative voltage on HS pin. Moreover, this negative voltage transient will be even worse, considering layout and device drain/source parasitic inductances. With high side driver using the floating bootstrap configuration, Negative HS voltage can lead to an excessive bootstrap voltage which can damage the high-side GaN FET. The LM5113 solves this problem with an internal clamping circuit that prevents the bootstrap voltage from exceeding 5.2 V typical.

7.3.4 Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output which is referenced to the HS pin and provides excellent delay matching with the low-side driver. Typical delay matching between LO and HO is around 1.5 ns.

7.4 Device Functional Modes

Table 3 shows the device truth table.

Table 3. Truth Table

HI	LI	HOH	HOL	LOH	LOL
L	L	Open	L	Open	L
L	H	Open	L	H	Open
H	L	H	Open	Open	L
H	H	H	Open	H	Open

Copyright © 2011–2019, Texas Instruments Incorporated

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

To operate GaN transistors at very high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the GaN transistor. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shift circuit is required to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise (by placing the high-current driver IC physically close to the power switch), driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

The LM5113 is a MHz high- and low-side gate driver for enhancement mode Gallium Nitride (GaN) FETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of driving a high-side enhancement mode GaN FET operating up to 100 V. The high-side bias voltage is generated using a bootstrap technique and is internally clamped at 5.2 V, which prevents the gate voltage from exceeding the maximum gate-source voltage rating of enhancement mode GaN FETs. The LM5113 has split gate outputs with strong sink capability, providing flexibility to adjust the turnon and turnoff strength independently.

8.2 Typical Application

The circuit in Figure 18 shows a synchronous buck converter to evaluate LM5113. Detailed synchronous buck converter specifications are listed in *Design Requirements*. The active clamping voltage mode controller LM5025 is used for close-loop control and generates the PWM signals of the buck switch and the synchronous switch. For more information, refer to the *相关文档* section.

Typical Application (continued)



Input 15 V to 60 V, output 10 V, 800 kHz

Figure 18. Application Circuit

Copyright © 2011–2019, Texas Instruments Incorporated

Typical Application (continued)

8.2.1 Design Requirements

Table 4 lists the design requirements for the typical application.

Table 4. Design Parameters

PARAMETER	SPECIFICATION
Input operating range	15 – 60 V
Output voltage	10 V
Output current, 48-V input	10 A
Output current, 60-V input	7 A
Efficiency at 48 V, 10 A	>90%
Frequency	800 kHz

8.2.2 Detailed Design Procedure

This procedure outlines the design considerations of LM5113 in a synchronous buck converter with enhancement mode Gallium Nitride (GaN) FET. Refer to Figure 18 for component names and network locations. For additional design help, see *相关文档*.

8.2.2.1 VDD Bypass Capacitor

The VDD bypass capacitor provides the gate charge for the low-side and high-side transistors and to absorb the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with Equation 1.

$$C_{VDD} > \frac{Q_{gH} + Q_{gL} + Q_{rr}}{\Delta V} \quad (1)$$

Q_{gH} and Q_{gL} are gate charge of the high-side and low-side transistors respectively. Q_{rr} is the reverse recovery charge of the bootstrap diode, which is typically around 4 nC. ΔV is the maximum allowable voltage drop across the bypass capacitor. A 0.1-µF or larger value, good-quality, ceramic capacitor is recommended. The bypass capacitor should be placed as close to the pins of the IC as possible to minimize the parasitic inductance.

8.2.2.2 Bootstrap Capacitor

The bootstrap capacitor provides the gate charge for the high-side switch, DC bias power for HB undervoltage lockout circuit, and the reverse recovery charge of the bootstrap diode. The required bypass capacitance can be calculated with Equation 2.

$$C_{BST} > \frac{Q_{gH} + I_{HB} \times t_{ON} + Q_{rr}}{\Delta V} \quad (2)$$

I_{HB} is the quiescent current of the high-side driver. t_{on} is the maximum on-time period of the high-side transistor. A good-quality, ceramic capacitor should be used for the bootstrap capacitor. TI recommends placing the bootstrap capacitor as close to the HB and HS pins as possible.

8.2.2.3 Power Dissipation

The power consumption of the driver is an important measure that determines the maximum achievable operating frequency of the driver. It should be kept below the maximum power dissipation limit of the package at the operating temperature. The total power dissipation of the LM5113 is the sum of the gate driver losses and the bootstrap diode power loss.

The gate driver losses are incurred by charge and discharge of the capacitive load. It can be approximated as:

$$P = \left(C_{LoadH} + C_{LoadL}\right) \times V_{DD}^{2} \times f_{SW} \quad (3)$$

C_{LoadH} and C_{LoadL} are the high-side and the low-side capacitive loads, respectively. It can also be calculated with the total input gate charge of the high-side and the low-side transistors as:

$$P = \left(Q_{gH} + Q_{gL}\right) \times V_{DD} \times f_{sw} \quad (4)$$

There are some additional losses in the gate drivers due to the internal CMOS stages used to buffer the LO and HO outputs. The following plot shows the measured gate driver power dissipation versus frequency and load capacitance. At higher frequencies and load capacitance values, the power dissipation is dominated by the power losses driving the output loads and agrees well with the above equations. This plot can be used to approximate the power losses due to the gate drivers.



Gate Driver Power Dissipation (LO+HO), VDD = +5 V

Figure 19. Neglecting Bootstrap Diode Losses

The bootstrap diode power loss is the sum of the forward bias power loss that occurs while charging the bootstrap capacitor and the reverse bias power loss that occurs during reverse recovery. Because each of these events happens once per cycle, the diode power loss is proportional to the operating frequency. Larger capacitive loads require more energy to recharge the bootstrap capacitor resulting in more losses. Higher input voltages (V_{IN}) to the half bridge also result in higher reverse recovery losses.

The following two plots illustrate the forward bias power loss and the reverse bias power loss of the bootstrap diode respectively. The plots are generated based on calculations and lab measurements of the diode reverse time and current under several operating conditions. The plots can be used to predict the bootstrap diode power loss under different operating conditions.



The Load of High-Side Driver is a GaN FET with Total Gate Charge of 10 nC.

Figure 20. Forward Bias Power Loss of Bootstrap Diode V_{IN} = 50 V



The Load of High-Side Driver is a GaN FET with Total Gate Charge of 10 nC.

Figure 21. Reverse Recovery Power Loss of Bootstrap Diode V_{IN} = 50 V

The sum of the driver loss and the bootstrap diode loss is the total power loss of the IC. For a given ambient temperature, the maximum allowable power loss of the IC can be defined as Equation 5.

$$P = \frac{(T_J - T_A)}{\theta_{JA}} \tag{5}$$

Copyright © 2011–2019, Texas Instruments Incorporated

8.2.3 Application Curves



Conditions:
Input Voltage = 48 V DC, Load Current = 5 A
Traces:
Top Trace: Gate of Low-Side eGaN FET, Volt/div = 2 V
Bottom Trace: LI of LM5113, Volt/div = 5 V
Bandwidth Limit = 600 MHz
Horizontal Resolution = 0.2 µs/div

Figure 22. Low-Side Driver Input and Output



Conditions:
Input Voltage = 48 V DC,
Load Current = 10 A
Traces:
Trace: Switch-Node Voltage, Volts/div = 20 V
Bandwidth Limit = 600 MHz
Horizontal Resolution = 50 ns/div

Figure 23. Switch-Node Voltage

9 Power Supply Recommendations

The recommended bias supply voltage range for LM5113 is from 4.5 V to 5.5 V. The lower end of this range is governed by the internal undervoltage lockout (UVLO) protection feature of the VDD supply circuit. The upper end of this range is driven by the 7-V absolute maximum voltage rating of the VDD or the GaN transistor gate breakdown voltage limit, whichever is lower. TI recommends keeping a proper margin to allow for transient voltage spikes.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the VDD voltage drops, the device continues to operate in normal mode as far as the voltage drop do not exceeds the hysteresis specification, VDDH. If the voltage drop is more than hysteresis specification, the device shuts down. Therefore, while operating at or near the 4.5-V range, the voltage ripple on the auxiliary power supply output should be smaller than the hysteresis specification of LM5113 to avoid triggering device shutdown.

A local bypass capacitor should be placed between the VDD and VSS pins. And this capacitor should be located as close to the device as possible. A low-ESR, ceramic surface mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100-nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220-nF to 10-µF, for IC bias requirements.

Copyright © 2011–2019, Texas Instruments Incorporated

10 Layout

10.1 Layout Guidelines

Small gate capacitance and miller capacitance enable enhancement mode GaN FETs to operate with fast switching speed. The induced high dv/dt and di/dt, coupled with a low gate threshold voltage and limited headroom of enhancement mode GaN FETs gate voltage, make the circuit layout crucial to the optimum performance. Following are some hints.

1. The first priority in designing the layout of the driver is to confine the high peak currents that charge and discharge the GaN FETs gate into a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the GaN FETs. The GaN FETs should be placed close to the driver.
2. The second high current path includes the bootstrap capacitor, the local ground referenced VDD bypass capacitor and low-side GaN FET. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.
3. The parasitic inductance in series with the source of the high-side FET and the low-side FET can impose excessive negative voltage transients on the driver. TI recommends connecting the HS pin and VSS pin to the respective source of the high-side and low-side transistors with a short and low-inductance path.
4. The parasitic source inductance, along with the gate capacitor and the driver pulldown path, can form a LCR resonant tank, resulting in gate voltage oscillations. An optional resistor or ferrite bead can be used to damp the ringing.
5. Low ESR/ESL capacitors must be connected close to the IC, between VDD and VSS pins and between the HB and HS pins to support the high peak current being drawn from VDD during turnon of the FETs. Keeping bullet #1 (minimized GaN FETs gate driver loop) as the first priority, it is also desirable to place the VDD decoupling capacitor and the HB to HS bootstrap capacitor on the same side of the printed-circuit board as the driver. The inductance of vias can impose excessive ringing on the IC pins.
6. To prevent excessive ringing on the input power bus, good decoupling practices are required by placing low-ESR ceramic capacitors adjacent to the GaN FETs.

The following figures show recommended layout patterns for WSON-10 package and DSBGA package, respectively. Two cases are considered: (1) Without any gate resistors; (2) With an optional turnon gate resistor. It should be noted that 0402 DSBGA package is assumed for the passive components in the drawings. For information on DSBGA package assembly, refer to 相关文档.

Copyright © 2011–2019, Texas Instruments Incorporated

10.2 Layout Examples



Figure 24. WSON-10 Without Gate Resistors



Figure 25. WSON-10 With HOH and LOH Gate Resistors



Figure 26. DSBGA Without Gate Resistors



Figure 27. DSBGA With HOH and LOH Gate Resistors

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

请参阅如下相关文档：

- 德州仪器 (TI)，《*AN-1112 DSBGA 晶圆级芯片级封装*》 应用报告
- 德州仪器 (TI)，《*AN-2149 LM5113 评估板*》 应用报告

11.2 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 商标

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.4 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

版权 © 2011–2019, Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5113SD/NOPB	NRND	WSON	DPR	10	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5113	
LM5113SDE/NOPB	NRND	WSON	DPR	10	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5113	
LM5113SDX/NOPB	NRND	WSON	DPR	10	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5113	
LM5113TME/NOPB	NRND	DSBGA	YFX	12	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		5113	
LM5113TMX/NOPB	NRND	DSBGA	YFX	12	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM		5113	

[1] The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

[3] MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

[4] There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

[5] Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

[6] Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5113SD/NOPB	WSON	DPR	10	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5113SDE/NOPB	WSON	DPR	10	250	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5113SDX/NOPB	WSON	DPR	10	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5113TME/NOPB	DSBGA	YFX	12	250	178.0	8.4	1.85	2.01	0.76	4.0	8.0	Q1
LM5113TMX/NOPB	DSBGA	YFX	12	3000	178.0	8.4	1.85	2.01	0.76	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5113SD/NOPB	WSON	DPR	10	1000	208.0	191.0	35.0
LM5113SDE/NOPB	WSON	DPR	10	250	208.0	191.0	35.0
LM5113SDX/NOPB	WSON	DPR	10	4500	367.0	367.0	35.0
LM5113TME/NOPB	DSBGA	YFX	12	250	208.0	191.0	35.0
LM5113TMX/NOPB	DSBGA	YFX	12	3000	208.0	191.0	35.0

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



NON SOLDER MASK
DEFINED
(PREFERRED)

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4218856/B 01/2021

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
77% PRINTED SOLDER COVERAGE BY AREA
SCALE:20X

4218856/B 01/2021

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

D: Max = 1.905 mm, Min =1.845 mm
E: Max = 1.756 mm, Min =1.695 mm

4215094/B 08/2022

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 40X



NON-SOLDER MASK
DEFINED
(PREFERRED)

SOLDER MASK
DEFINED

SOLDER MASK DETAILS
NOT TO SCALE

4215094/B 08/2022

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE: 40X

4215094/B 08/2022

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI"按原样"提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司