

# bq77910A 多节锂离子/聚合物电池精密保护器

*Not Recommended for New Designs*

## 1 特性

- 4, 5, 6, 7, 8, 9, 或者 10 节串联电池保护
- 独立电池电压监控
- 适用于充电及放电控制的低侧 NMOS 场效应晶体管 (FET) 驱动器
- 与 1 mΩ 电流感测电阻器兼容
- 电源电压范围为 5.6 V 至 50 V
- 集成型 3.3 V 低功耗低压差 (LDO) 稳压器
- 低电源电流
  - 正常模式: 50 μA、典型值
  - 关断模式下低压差稳压器 (LDO) 关闭: 3 μA、典型值

- 38 引脚薄型小尺寸 (TSSOP) 封装
- 内部 50 mA 自动电池均衡

## 2 应用范围

- 无绳电动工具
- 无绳草坪管理设备
- 电动自行车
- 不间断电源 (UPS)
- 轻型电动汽车 (LEV)

## 3 说明

bq77910A 是一款用于锂离子和锂聚合物电池组的电池保护及电池均衡器件。

bq77910A 可监视 4 节到 10 节串联独立电池电压并提供可用于驱动 N 通道金属氧化物半导体场效应晶体管 (MOSFET) 的快速作用输出以中断电源通路。针对安全条件的激活延迟和恢复方法可在非易失性内存内完全编程。

使用内部 50 mA 电池电路可实现自动电池均衡。稳健均衡算法通过保持将所有电池电压保持在平衡状态来确保最佳性能。只有在充电过程中, 才可将均衡配置为始终运行或者被完全禁用。

### 器件信息<sup>(1)</sup>

部件号	封装	封装尺寸 (标称值)
bq77910A	TSSOP (38)	9.70mm x 4.40mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

### WARNING

当熟悉电池组应用安全的合格技术人员按照本文档详述的指令进行有效集成操作时, bq77910A 系列产品集成电路可帮助系统设计人员大幅提升所用锂离子和锂聚合物电池组的安全性。在使用 bq77910A 之前必须完整阅读本数据表。



## 目录

<b>1</b>	特性 .....	<b>1</b>	<b>8</b>	<b>Detailed Description</b> .....	<b>11</b>
<b>2</b>	应用范围 .....	<b>1</b>	8.1	Overview .....	11
<b>3</b>	说明 .....	<b>1</b>	8.2	Functional Block Diagram .....	11
<b>4</b>	修订历史记录 .....	<b>2</b>	8.3	Feature Description .....	11
<b>5</b>	说明 (继续) .....	<b>3</b>	8.4	Device Functional Modes .....	25
<b>6</b>	<b>Pin Configuration and Functions</b> .....	<b>4</b>	8.5	Programming and Register Maps .....	26
<b>7</b>	<b>Specifications</b> .....	<b>5</b>	<b>9</b>	<b>Application and Implementation</b> .....	<b>37</b>
7.1	Absolute Maximum Ratings .....	5	9.1	Application Information .....	37
7.2	Handling Ratings .....	6	<b>10</b>	<b>器件和文档支持</b> .....	<b>52</b>
7.3	Recommended Operating Conditions .....	6	10.1	文档支持 .....	52
7.4	Thermal Information .....	7	10.2	商标 .....	52
7.5	Electrical Characteristics .....	8	10.3	静电放电警告 .....	52
7.6	Serial Communication Interface (for Configuration Only) .....	10	10.4	术语表 .....	52
			<b>11</b>	<b>机械封装和可订购信息</b> .....	<b>52</b>

## 4 修订历史记录

Changes from Original (February 2012) to Revision A	Page
• 已删除 <a href="#">应用范围</a> 部分中对医疗设备的介绍 .....	1
• 已更改 the minimum values for discharge and charge short circuit .....	12
• 已添加 two table notes to <a href="#">表 2</a> .....	12
• 已添加 further detail to the DPCKN description .....	13
• 已删除 an incorrect cross-reference label .....	15
• 已添加 a default to <a href="#">Discharge Overcurrent Detection Delay Settings</a> .....	31
• 已添加 new table notes .....	31
• 已添加 a new WARNING .....	31
• 已添加 a default to <a href="#">SCD Delay Settings</a> .....	32
• 已更改 the delay for 0000 in <a href="#">Charge Short-Circuit Delay-Time Settings</a> .....	33
• 已添加 a new table note .....	33
• 已更改 the Cell-Balance Enable Control table .....	34
• 已添加 application disclaimer note to the <a href="#">Application and Implementation</a> section .....	37

## 5 说明（继续）

bq77910A 附加的高级安全特性包括控制分离电源通路 MOSFET 的功能，一个非封闭式电池感测线路侦测机制，以及侦测开短路外部温度传感器故障情况的功能。

### 可编程保护功能

- 宽泛的可编程检测阈值与延迟时间
- 可配置多个电池类型与应用需求：
  - 电池过压
  - 电池欠压
  - 电池组放电过流
  - 电池组放电短路
  - 电池组充电短路电流
- 可变增益（ $\times 1$  或  $\times 5$ ）电流感测电路
  - 与多种满足应用要求尺寸的电流感测电阻器（ $1\text{m}\Omega$  至  $5\text{m}\Omega$  典型值）兼容


### 固定硬件保护功能

- 预设过温保护
- 开路电池检测
- 开路与短路热敏电阻器检测
- 低压保护能够在低电池电压条件下快速关闭 FET 以大大降低 FET 过热的风险。

**Table 1. Device Comparison Table**

PART NUMBER	PACKAGE TYPE	PACKAGING
bq77910ADBT	TSSOP	50-piece tube
bq77910ADBTR	TSSOP	2000-piece reel

## 6 Pin Configuration and Functions



P0034-04

### Pin Functions

PIN		DESCRIPTION
NAME	NO.	
BAT	31	Power supply voltage, tied to highest cell(+)
CCAP	20	Energy storage capacitor for charge FET drive
CHG	21	Charge FET (n-channel) gate drive
CHGST	14	Charger-status input, used to detect charger connection/wakeup
CPCKN	19	Pack—charger negative terminal (charger return)
DCAP	16	Energy storage capacitor for discharge FET drive
DPCKN	18	Pack—discharge negative terminal (load return)
DSG	17	Discharge FET (n-channel) gate drive
EEPROM	28	EEPROM programming voltage input. Connect to VSS for normal operation.
GND	23, 24, 25	Logic ground (not for power return or analog reference). Tie to VSS.
NC	2, 4, 30, 35, 37	No connect (DO NOT CONNECT) externally. Failure to leave NC pins open can cause faulty operation.
SCLK	27	Serial-communication clock input used for EEPROM programming
SDATA	26	Serial-communication data input/output used for EEPROM programming (open-drain)
SENSE(+)	10	Current-sense input
SENSE(-)	9	Current-sense input
TS	13	Temperature sensing input
VC1	32	Sense-voltage input terminal for most-positive cell
VC2	33	Sense-voltage input terminal for second-most-positive cell
VC3	34	Sense-voltage input terminal for third-most-positive cell
VC4	36	Sense-voltage input terminal for fourth-most-positive cell
VC5	38	Sense-voltage input terminal for fifth-most-positive cell
VC6	1	Sense-voltage input terminal for sixth-most-positive cell

**Pin Functions (continued)**

PIN		DESCRIPTION
NAME	NO.	
VC7	3	Sense-voltage input terminal for seventh-most-positive cell
VC8	5	Sense-voltage input terminal for eighth-most-positive cell
VC9	6	Sense-voltage input terminal for ninth-most-positive cell
VC10	7	Sense-voltage input terminal for tenth-most-positive (most-negative) cell
VC11	8	Most-negative cell(–) terminal (BAT–)
VREG	12	Integrated 3.3-V regulator output
VSS1	29	Analog ground (substrate reference)
VSS2	11	Analog ground (substrate reference)
VTSB	15	Thermistor bias supply (sourced from VREG)
ZEDE	22	<i>Zero Delay</i> test mode pin. Enables serial communications interface and minimizes protection delay times when connected to logic high. Connect to VSS for normal operation. A strong connection is recommended.

## 7 Specifications

### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

Over-operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT
DC supply-voltage range, $V_{MAX}$	BAT	–0.3		(5 × N) V, N = number of cells implemented in pack	V
	DPCKN	–0.3		50	V
Input voltage range, $V_{IN}$	CPCKN	(BAT – 50)		(BAT + 0.9) V	V
	Cell-to-cell differential, VCx to VC(x+1), x = 1 to 10	–0.3		9	V
	SENSE(+)	–3		3	V
	SENSE(–)	–0.3		50	V
	SCLK, SDATA, ZEDE <sup>(2)</sup>	–0.3		7	V
	TS, CHGST <sup>(3)</sup>	–0.3		BAT	V
	EEPROM	–0.3		15	V
	Cell input VCx, x = 1–10		(11 – x) × 5		V
	Cell input VC11	–3		3	V
Output voltage range, $V_O$	CHG referenced to CPCKN, CCAP referenced to CPCKN	–0.3		15	V
	DSG referenced to VSS, DCAP referenced to VSS	–0.3		15	V
	VTSB <sup>(2)</sup>	–0.3		5	V
Current for cell balancing, $I_{CB}$		70			mA
Regulator current, $I_{REG}$		45			mA
Storage temperature range, $T_{stg}$		–65		150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device and expose the system to potential safety risks, resulting from the damage to the IC. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability or cause damage to the device.

(2) All signal/logic pins that may be connected to the pack external terminals are internally clamped to a maximum voltage of 5 V. If the external source driving these signals exceeds the clamp threshold, series resistance from the pin to the pack terminal is required to avoid overstress on the clamping circuit.

(3) CHGST and TS pins are tolerant of applied overvoltage as noted to allow for charger single-fault tolerance. Normal operating range is typically 3.3 V or less at this pin; thus, high voltage seen here may correspond to a fault condition.

## 7.2 Handling Ratings

		MIN	MAX	UNIT
T <sub>STG</sub>	Storage temperature range	-65	150	°C
ESD Rating	Human body model (HBM) ESD stress voltage <sup>(1)</sup>		2	kV
	Charged device model (CDM) ESD stress voltage <sup>(2)</sup>		500	V
T <sub>FUNC</sub>	Functional Temperature	-40	110	°C

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

Over-operating free-air temperature range (unless otherwise noted)

		MIN	TYP	MAX	UNIT	
Supply voltage	BAT <sup>(1)</sup>	5.6 <sup>(2)</sup>		43.75 <sup>(3)</sup>	V	
V <sub>I</sub>	Input voltage range	Cell differential, VC <sub>x</sub> to VC <sub>(x + 1)</sub> , (x = 1 to 10)	1.4	4.375	V	
		Cell input VC <sub>x</sub> , x = 1 – 10		(11 – x) × 4.375 V		
		Cell input VC11	-1	1		
V <sub>IH</sub>	Logic-level input, high	SCLK, SDATA, EEPROM, ZEDE			V	
V <sub>IL</sub>	Logic-level input, low				0.8 × V <sub>REG</sub>	0.2 × V <sub>REG</sub>
V <sub>SENSE(+)</sub>	Voltage applied at SENSE(±) pins	VSS – 1		VSS + 1	V	
V <sub>SENSE(-)</sub>		-0.2		BAT	V	
R <sub>VCX</sub>	Recommended VC <sub>x</sub> nominal input resistance	50	100	1000	Ω	
I <sub>REG</sub>	Regulator current			10	mA	
I <sub>CB</sub>	Cell balancing current			50	mA	
C <sub>VCX</sub>	Recommended VC <sub>x</sub> nominal input filter capacitance			1	μF	
R <sub>CPCKN</sub> , R <sub>DPCKN</sub>	Recommended isolation-pin input resistance		100		Ω	
R <sub>LD RM_DET</sub>	Pulldown for load-removal detection		50		kΩ	
C <sub>VREG</sub>	External 3.3-V REG capacitor	1			μF	
	EEPROM number of writes			3	times	
T <sub>OPR</sub>	Operating temperature	-25		85	°C	
T <sub>FUNC</sub>	Functional temperature	-40		100	°C	
C <sub>CCAP</sub> , C <sub>DCAP</sub>	External capacitance on CCAP and DCAP pins <sup>(4)</sup>	0.1	1		μF	
R <sub>P</sub>	Serial communication interface pullup resistance	SCLK, SDATA			2.2	kΩ

(1) The voltage rate of change at the BAT pin should be limited to a maximum of 1 V per μs in order to prevent unwanted device shutdown.

(2) Minimum voltage assumes 4-cell connection at 1.4 V/cell.

(3) Maximum voltage assumes 10-cell connection at 4.375 V/cell.

(4) C<sub>CCAP</sub> and C<sub>DCAP</sub> act as charge reservoirs for the CHG and DSG pins when driving large protection FETs. Minimum value is required for stability, independent of the CHG and DSG loading.

### NOTE

Refer to the [Open-Cell Detection](#) overview in the [Application Information](#) section for a description of RVCX and CVCX sizing.

## 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		bq77910A	
		DBT	
		38 PINS	
			UNIT
$\theta_{JA}$	Junction-to-ambient thermal resistance, non-LDO <sup>(2)</sup>	71.7	°C/W
$\theta_{JA2}$	Junction-to-ambient thermal resistance, LDO <sup>(2)</sup> <sup>(3)</sup>	115.8	°C/W
$\theta_{JCTop}$	Junction-to-case (top) thermal resistance <sup>(4)</sup>	18.5	°C/W
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(5)</sup>	33.9	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter, non-LDO <sup>(6)</sup>	1	°C/W
$\psi_{JT2}$	Junction-to-top characterization parameter, LDO <sup>(6)</sup> <sup>(3)</sup>	38.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(7)</sup>	33.2	°C/W
$\theta_{JCbott}$	Junction-to-case (bottom) thermal resistance <sup>(8)</sup>	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) These metrics should be used only for calculating junction temperature due to power dissipation resulting from the  $I_{OUT}$  load on VREG. Junction temperature calculations for all other sources of power dissipation should use the standard values  $\theta_{JA}$  and  $\psi_{JT}$ .
- (4) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (5) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (6) The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

## 7.5 Electrical Characteristics

$V_{CELL(n)} = 1.4$  to  $4.375$  for all cells,  $T_A = -25^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $BAT = 5.6$  to  $43.75$  V; Typical values stated where  $T_A = 25^{\circ}\text{C}$  and  $BAT = 36$  V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>SUPPLY CURRENT</b>							
$I_{CC}$	NORMAL-mode average supply current	CHG, DSG = on (no dc load), VREG = on, $I_{REG} = 0$ mA, $BAT = 36$ V		50	75	$\mu\text{A}$	
$I_{SHUTDOWN,2}^{(1)}$	SHUTDOWN mode, LDO off	$V_{CELL} < V_{UV}$ , VREG = off (EEPROM set), CPCKN = 0.3 V		5	17	$\mu\text{A}$	
		$V_{CELL} < V_{UV}$ , VREG = off (EEPROM set), CPCKN = 0.5 V		20	60		
<b>INTERNAL POWER CONTROL (STARTUP, SHUTDOWN, GATE DRIVE UNDERVOLTAGE)</b>							
$V_{STARTUP}$	Minimum voltage for initial power up <sup>(2)</sup>	Measured at BAT pin			7	V	
$V_{POR}^{(3)}$	LDO POR voltage – voltage on LDO that initiates a POR	$I_{LDO} = 2$ mA	2.7		3.2	V	
$V_{GATE\_UV}$	FET gate shutdown threshold (voltage falling)	Measured at CCAP/DCAP pins	4.5	4.9	5.3	V	
$V_{GATE\_UV\_H}$	FET gate shutdown hysteresis voltage	Measured at CCAP/DCAP pins	0.45		0.7	V	
<b>FET DRIVE<sup>(4)</sup></b>							
$V_{(FETON)}$	Gate drive voltage at DSG and CHG pins for FET ON (enabled) conditions	BAT voltage = 43.75 V (gate-drive circuit in regulation mode), no dc load	11	12	14	V	
		BAT voltage = 10 V (gate-drive circuit in dropout mode), no dc load	9				
		BAT voltage = 6.4 V (gate-drive circuit in dropout mode), no dc load	$>V_{GATE\_UV}$				
$V_{(FETOFF)}$	Gate drive voltage at DSG and CHG pins for FET OFF (disabled) conditions	$V_{O(FETOFFDSG)} = V_{(DSG)} - V_{GND}$			0.2	V	
		$V_{O(FETOFFCHG)} = V_{(VHG)} - V_{back-}$			0.2		
$t_r$	Rise time, measured at IC pin (CHG or DSG)	$C_L = 50$ nF, $BAT = 43.75$ V	$V_{DSG}$ : 10% to 90%		90	140	$\mu\text{s}$
			$V_{CHG}$ : 10% to 90%		90	140	
		$C_L = 50$ nF, $BAT = 6.4$ V	$V_{DSG}$ : 10% to 90%		90	140	
			$V_{CHG}$ : 10% to 90%		90	140	
$t_f$	Fall time, measured at IC pin (CHG or DSG)	$C_L = 50$ nF, $BAT = 43.75$ V	$V_{DSG}$ : 90% to 10%		10	20	$\mu\text{s}$
			$V_{CHG}$ : 90% to 10%		20	40	
		$C_L = 50$ nF, $BAT = 6.4$ V	$V_{DSG}$ : 90% to 10%		50	100	
			$V_{CHG}$ : 90% to 10%		50	100	
<b>VREG, INTEGRATED 3.3-V LDO</b>							
$V_{REG}$	Output-voltage regulation under all line, load, temperature conditions	$I_{OUT} = 10$ mA (maximum dc load) <sup>(5)</sup>	3.1	3.3	3.55	V	
		$I_{OUT} = 0.2$ mA	3.1	3.3	3.55	V	
$I_{SC}$	Short-circuit current limit	VREG = 0 V, forced external short (thermally protected) <sup>(6)</sup>	20		45	mA	

- For predictable shutdown current, the voltage at CPCKN with respect to VSS must be controlled. In the parallel FET case, CPCKN is clamped through the body diode of the charge FET. In the series FET case, external circuitry is required to keep CPCKN from floating. Contact TI for recommended application circuits.
- At this voltage, the LDO has sufficient voltage to maintain regulation. The POR then enables the charger-detect logic. Logic is held in reset until inserted into charger and LDO has reached  $V_{POR}$ . The part still operates below 7 V to the spec limit of 5.6 V.
- $V_{POR}$  and  $V_{REG}$  are derived from the same internal reference, so that the MAX value of  $V_{POR}$  and the MIN value of  $V_{REG}$  do not occur at the same time.
- FET drive is disabled if voltage at CCAP or DCAP pins  $< V_{GATE\_UV}$ . Turnoff due to gate-drive undervoltage condition meets the same timing requirements as logic-initiated gate turnoff.
- Electrical Characteristics assume that  $I_{OUT} = 0$  so that the internal junction temperature ( $T_J$ ) is effectively equal to the ambient temperature ( $T_A$ ). For larger non-zero values of  $I_{OUT}$ ,  $T_J$  can be significantly higher than  $T_A$ . In these cases,  $T_J$  should be substituted for  $T_A$  in the test and operating conditions.  $T_J$  can be calculated from the device power dissipation as described under Thermal Characteristics. The device power dissipation due to  $I_{OUT}$  is  $(VBAT - VREG) \times I_{OUT}$ .
- Regulator shuts down prior to current-limit maximum specification if junction temperature exceeds safe range.



**Electrical Characteristics (接下页)**

$V_{CELL(n)}$  = 1.4 to 4.375 for all cells,  $T_A$  =  $-25^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $BAT$  = 5.6 to 43.75 V; Typical values stated where  $T_A$  =  $25^{\circ}\text{C}$  and  $BAT$  = 36 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>TS TEMPERATURE SENSING</b>							
$r_{DS(on)}$	VTSB pin pullup resistance	$I_{OUT} = -1 \text{ mA}$ at VTSB pin, $r_{DS(on)} = (V_{REG} - V_{VTSB}) / 1 \text{ mA}$		50	150	$\Omega$	
	TS pin fault-signal pulldown resistance	$OV\_TS\_CTRL = 1$ , $V_{CELL} > V_{OV}$		50	150		
$I_{TS\_PD}$	TS pin thermistor check pulldown current	$TS = 3.3 \text{ V}$ (externally driven)	1	2	4	$\mu\text{A}$	
$t_{THERM\_CHECK}$	Thermistor fault sampling interval			4		s	
$V_{EXT\_BIAS\_DET}$	Thermistor external-bias supply-detection threshold	Internal VTSB supply off	13%	15%	17%	VREG	
$V_{HOT}$	Overtemperature-detection threshold (ratiometric to VTSB)	Internal VTSB supply on, no external bias	17%		21%	VREG	
$V_{TH\_SHORT}$	Thermistor short-detection trip threshold (ratiometric to VTSB)	Internal VTSB supply on, no external bias	1%		10%	VREG	
$V_{TH\_HYST}$	TS comparator hysteresis	Hysteresis for short, open, and overtemperature comparators	3%		8%	VREG	
$V_{TH\_OPEN}$	Thermistor open detection (ratiometric to VTSB)	Internal VTSB supply on, no external bias	90%		98%	VREG	
<b>CELL BALANCE</b>							
$R_{BAL}$	Cell-balance internal resistance <sup>(7)</sup>	$r_{DS(on)}$ for internal FET switch, $T_A = 0^{\circ}\text{C}$ to $50^{\circ}\text{C}$	$V_{CELL} = CBV_{MAX} = 3.9$	-50%	10	50%	$\Omega$
			$V_{CELL} = CBV_{MAX} = 3.2$	-50%	20	50%	
			$V_{CELL} = CBV_{MAX} = 2.5$	-50%	30	50%	
$t_{CELL\_BAL\_CHECK}$	Cell balancing update interval			7.5		min	
<b>OPEN-CELL CONNECTION</b>							
$I_{LOAD\_OPEN\_CELL}$ <sup>(8)</sup>	Cell loading during open-cell detect		75		450	$\mu\text{A}$	
$t_{OPEN\_CELL\_CHECK}$	Open-cell fault-sampling interval <b>(N = total number of cells in pack)</b>			$4 \times N$		s	
$R_{OPEN\_CELL}$	Minimum impedance from cell terminal to VCx input that is interpreted as an open condition				100	k $\Omega$	
<b>BATTERY-PROTECTION-THRESHOLD TOLERANCES<sup>(9)</sup></b>							
$\Delta V_{OV}$	OV detection threshold accuracy for $V_{OV} = 4.2 \text{ V}$ <sup>(10)</sup>	$T_A = 0^{\circ}\text{C}$ to $50^{\circ}\text{C}$	-25		25	mV	
		$T_A = -25^{\circ}\text{C}$ to $85^{\circ}\text{C}$	-50		50		
	OV detection threshold accuracy for $V_{OV} = 3.2 \text{ V}$ <sup>(10)</sup>	$T_A = 0^{\circ}\text{C}$ to $50^{\circ}\text{C}$	-50		50		
		$T_A = -25^{\circ}\text{C}$ to $85^{\circ}\text{C}$	-75		75		
$\Delta V_{UV}$	UV detection threshold accuracy	$T_A = -25^{\circ}\text{C}$ to $85^{\circ}\text{C}$	-100		100	mV	
$\Delta V_{SCD}$ $\Delta V_{OCD}$	OCC/SCD detection threshold accuracy	$T_A = -25^{\circ}\text{C}$ to $85^{\circ}\text{C}$	-20%		20%		
$\Delta V_{SCC}$	SCC detection threshold accuracy	$V_{SCC}$ from 10 mV to 15 mV	-3		3	mV	
		$V_{SCC} > 15 \text{ mV}$	-20%		20%		
<b>BATTERY PROTECTION DELAY-TIME TOLERANCES<sup>(9)</sup></b>							
$\Delta t_{OV}$	OV detection delay time accuracy	Default EEPROM setting	-15%		15%		
$\Delta t_{UV}$	UV detection delay time accuracy		-15%		15%		
$\Delta t_{SCD}$	OCD/SCD detection delay time accuracy	$t_{SCD}$ Max	-15%		15%		
$\Delta t_{SCC}$	SCD detection delay time accuracy		-15%		15%		

- (7) Balance current is not internally limited. External series resistance must be used to ensure balance current is below 50 mA maximum to limit IC internal power dissipation.
- (8) This current is sufficient to detect an open-cell condition down to 100 k $\Omega$  across the cell from circuitry outside of the bq77910A. The average current from this loading is less than 1  $\mu\text{A}$  for a 10-cell configuration.  
*Application Note:* When using this part with other devices that connect to the battery cells, care must be taken to avoid excessive parallel capacitances on the cell input pins.
- (9) Nominal values are set by EEPROM programming; see EEPROM table for possible values.
- (10) Standard production parts are calibrated at 4.2 V. An additional OV threshold accuracy shift of 25 mV per volt of OV set point is possible. Contact TI for calibration options at set point voltages other than 4.2 V.

### Electrical Characteristics (接下页)

$V_{CELL(n)}$  = 1.4 to 4.375 for all cells,  $T_A$  = -25°C to 85°C, BAT = 5.6 to 43.75 V; Typical values stated where  $T_A$  = 25°C and BAT = 36 V (unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>CHARGER DETECTION<sup>(11)</sup></b>						
$V_{CHG\_DET1}$	Voltage at CHGST pin, referenced to VSS, to determine charger present (charger insertion detected when voltage at CHGST pin > $V_{CHG\_DET1}$ )	5.6 V < BAT < 43.75 V	0.3	0.65	0.85	V
<b>LOAD REMOVAL DETECTION</b>						
$V_{OPEN\_LOAD}$	Voltage at DPCKN, referenced to VSS, with DSG FET <i>disabled</i> to detect load removal (load removal detected when voltage at DPCKN < $V_{OPEN\_LOAD}$ )	5.6 V < BAT < 43.75 V	1.5	2	2.5	V
$R_{DSG\_GND}$	Internal resistance between DPCKN and VSS	5.6 V < BAT < 43.75 V	1000	1500	3000	kΩ
<b>EEPROM LIFETIME</b>						
$T_{DR}$	Data retention	5.6 V < BAT < 43.75 V	10			years

(11) Alternate charger detection options are available using the CPCKN pin. Contact TI for additional configuration versions.

### 7.6 Serial Communication Interface (for Configuration Only)

BAT = 5.6 V to 43.75 V,  $T_A$  = -25°C to 85°C

PARAMETER	MIN	MAX	UNIT
$t_r$		1000	ns
$t_f$		300	ns
$t_{w(H)}$	8		μs
$t_{w(L)}$	10		μs
$t_{su(STA)}$	9.4		μs
$t_h(STA)$	8		μs
$t_{su(DAT)}$	250		ns
$t_h(DAT)$	0		μs
$t_{su(STOP)}$	8		μs
$t_{su(BUF)}$	9.4		μs
$t_v$		900	ns
$t_h(CH)$	0		ns
$f_{SCL}$	0	50	kHz




## 8 Detailed Description

### 8.1 Overview

The bq77910A battery protection and cell balancing device for Li-Ion and Li-Polymer battery packs monitors 4- to 10-series individual cell voltages and provides fast-acting outputs that may be used to drive N-channel MOSFETs to interrupt the power path. Activation delays and recovery methods for safety conditions are fully programmable in non-volatile memory.

Automatic cell balancing is provided using internal 50-mA cell circuits. A robust balancing algorithm ensures optimum performance by maintaining all cell voltages in balance. Balancing may be configured to operate at all times, only during charge, or can be disabled completely.

### 8.2 Functional Block Diagram



### 8.3 Feature Description

#### 8.3.1 Programmable Protection Functions

The bq77910A provides the following types of protection functions:

- Cell overvoltage
- Cell undervoltage
- Discharge overcurrent
- Discharge-current short circuit
- Charge-current short circuit

## Feature Description (接下页)

All of the voltage/current and time-delay thresholds can be adjusted for a specific application by programming the EEPROM settings of the IC. The ranges available are shown in 表 2.

### CAUTION

Only a maximum of three EEPROM write cycles per byte should be performed to ensure long-term data retention stability. (For circuit development purposes, the EEPROM may be rewritten many times.)

表 2. Detection Voltage, Detection Delay Time Summary

PARAMETER		RANGE (EEPROM Selected)	MIN	MAX	STEP
Overvoltage	Cell voltage		2.8 V	4.375 V	25 mV
	Delay		0.5 s	2.25 s	0.25 s
	Hysteresis		0 mV	300 mV	25 mV or 50 mV
Undervoltage	Cell voltage		1.4 V	2.9 V	100 mV
	Delay		500 ms	32 s	Binary spacing
	Hysteresis		400 mV	1600 mV	400 mV
Discharge overcurrent	SENSE(–) pin voltage with respect to SENSE(+)	Low	25 mV	100 mV	5 mV
		High	125 mV	500 mV	25 mV
	Delay <sup>(1)</sup>		20 ms	300 ms	20 ms
Discharge short circuit	SENSE(–) pin voltage with respect to SENSE(+)	Low	40 mV	190 mV	10 mV
		High	200 mV	950 mV	50 mV
	Delay <sup>(2)</sup>	Fast	120 μs	960 μs	60 μs
		Slow	50 ms	1500 ms	50 ms or 100 ms
Charge short circuit	SENSE(–) pin voltage with respect to SENSE(+)	Low	–10 mV	–85 mV	5 mV
		High	–50 mV	–425 mV	25 mV
	Delay		120 μs	960 μs	60 μs

(1) If cell balancing during discharge is enabled, then the maximum permitted delay setting is 180 ms.

(2) If cell balancing during discharge is enabled, then the maximum permitted delay setting is 100 ms.

### 8.3.1.1 Cell Overvoltage Detection and Recovery

The CHG FET is turned off if any one of the cell voltages remains higher than  $V_{OV}$  for a period greater than  $t_{OV}$ . As a result, the cells are protected from an overcharge condition. After an overvoltage event occurs, the all cells must relax to less than  $(V_{OV} - V_{HYST})$  to allow recovery.

The  $V_{OV}$ ,  $t_{OV}$ , and  $V_{HYST}$  values can be set via the EEPROM bits OVT, OVD, and OVH.

### 8.3.1.2 Cell Undervoltage Detection and Recovery

When any one of the cell voltages falls below  $V_{UV}$ , for a period of  $t_{UV}$ , the bq77910A enters the undervoltage protection state. The DSG FET is turned off, and depending on configuration, the device could enter the SHUTDOWN mode. Both  $V_{UV}$  and  $t_{UV}$  can be configured via EEPROM bits UVT and UVD.

The recovery (fault release) is controlled by the EEPROM configuration bit UV\_REC.

If UV\_REC = 0, the DSG FET is re-enabled when **all** the cell voltages increase back above the  $V_{UV}$  threshold level plus the hysteresis value; there is no time-delay part of the recovery. In this case, when UV\_REC = 0 and under high load currents, the  $V_{CELL}$  voltages could recover to  $>UV + hyst$  very quickly, re-enabling the FETs and allowing the high load current to persist. Care should be taken when using this UV\_REC = 0 mode, as the power MOSFETs could oscillate rapidly.

**WARNING**

**To minimize application safety risk, care should be taken to properly set overcurrent and cell undervoltage trip thresholds, because it is possible that a fully charged pack with a continuous high discharge load can oscillate in and out of the undervoltage condition. This may result in overheating of the cells or protection MOSFETs due to the potentially high-duty-cycle operation.**

If UV\_REC = 1, the DSG FET is re-enabled when **all** the cell voltages increase back above the  $V_{UV}$  threshold level plus the hysteresis value **AND** the load is removed.

Current is interrupted by opening the FETs, and at this point the cell voltages may quickly recover above the UV + hyst levels if the battery pack is not completely depleted. However, the external load may remain attached. When the external load is removed, the IC detects load removal and reconnects the DSG FET.

If UV\_REC\_DLY = 1 and any cell remains below the  $V_{UV}$  threshold level plus the hysteresis for longer than 8 seconds, the device enters SHUTDOWN mode. If UV\_REC\_DLY = 0, the device does **not** enter the SHUTDOWN mode from the cell undervoltage fault condition.

The LDO is turned off during the SHUTDOWN mode. Insertion into a charger is required to recover from the SHUTDOWN mode.

Charger detection methods are discussed in later sections, such as [Application Information](#).

**8.3.1.3 Overcurrent in Discharge (OCD) Detection**

The OCD detection feature senses an overload current by measuring the voltage across the sense resistor. When an overload condition is detected, both of the power FETS are disabled to prevent damage to the cells and FET components. Criteria for fault recovery depend on the state of the SOR (EEPROM bit). Overcurrent trip level ( $V_{OCD}$ ) and blanking time delay ( $t_{OCD}$ ) are programmable via EEPROM bits OCDT and OCDD to match individual application requirements.

**8.3.1.4 Short Circuit in Discharge (SCD) Detection**

The SCD detection function senses severe discharge current by measuring the voltage across the sense resistor. When a short circuit is detected, both of the power FETs are disabled to prevent damage to the cells and FET components. Criteria for fault recovery depend on the state of the of the SOR (EEPROM bit). Short-circuit trip level ( $V_{SCD}$ ) and blanking time delay ( $t_{SCD}$ ) are programmable via EEPROM bits SCDT and SCDD to match individual application requirements.

**8.3.1.5 Load Removal Detection/OCD and SCD Fault Recovery**

The part includes an internal high-impedance connection between the DPCKN and VSS pins of approximately 1.5 M $\Omega$ . An external load (for example power tool motor winding), if still connected to the pack terminals, would present a very low impedance relative to the high internal pulldown resistance.

**注**

If the external load presents additional capacitance, then an external pulldown may be required between the DPCKN and VSS pins. This extra pulldown does not increase battery load current when the external load is removed.

If the DSG power FET is disabled after an overload or short-circuit event, the voltage at the DPCKN is approximately equivalent to the BAT voltage potential while an external load (for example, power tool motor) is present at the pack terminals. When the external load is removed, the high-value internal resistance pulls down the DPCKN potential to the internal VSS level. An internal comparator monitors the DPCKN terminal voltage during the protection state. DPCKN must rise above VOPEN\_LOAD within approximately 75  $\mu$ s for the load to be detected. When the DPCKN voltage falls to  $< V_{OPEN\_LOAD}$  (approximately 2 V), the load removal is detected. Fault recovery from an OCD or SCD event depends on the state of the SOR EEPROM bit.

If SOR = 0, the FETs are re-enabled only after the external load removal is detected.

If SOR = 1, the FETs are re-enabled after the load is removed **and** a charger insertion is detected.

(Details of charger presence detection methods are discussed in later sections.)

### 8.3.1.6 Short Circuit in Charge (SCC) Detection

The SCC detection function senses severe charge current by measuring the voltage across the sense resistor. In this case, the voltage is negative (opposite polarity of OCD and SCD detection). When a short circuit is detected, both of the power FETS are disabled to prevent damage to the cells and FET components. Short-circuit trip level ( $V_{SCD}$ ) and blanking time delay ( $t_{SCD}$ ) are programmable via EEPROM bits SCCT and SCCD to match individual application requirements.

#### 注

The current sensing element must be located along a common charge and discharge path in order to protect against both charge and discharge current faults. This is particularly important to note for parallel FET configurations or configurations that combine the FET with the sense element.

### 8.3.1.7 Short Circuit in Charge Recovery

An SCC fault is cleared after charger removal is detected. (See later sections for details of charger insertion and removal detection methods.)

## 8.3.2 Fixed Hardware Fault-Protection Functions

The bq77910A provides a number of fixed protection settings for hardware faults as listed:

- Open-cell connection
- Pack voltage *Brownout* condition—power FET protection
- Charger-enable temperature range
- Open thermistor connection
- Shorted thermistor connection
- Overtemperature protection

### 8.3.2.1 Open-Cell Connection

A mechanical or assembly fault in the pack can cause a high-impedance or broken connection between the IC cell sense pins and the actual cells. During operation, the bq77910A periodically checks the validity of the individual cell voltage reading by applying a micropower pulsed load across each cell. If the connection between the pin and the cell is opened, the apparent cell voltage will collapse and a fault (permanent failure) condition is detected. The open-cell detection reading is taken at a time interval of  $t_{OPEN\_CELL\_CHECK}$ , as specified in the parametric tables. Recommended external filter-capacitor maximum value is also listed in the *Recommended Operating Conditions*. Because an open-cell fault may be considered as a permanent failure, the fault detection logic must detect two consecutive open-cell conditions prior to activating the protection condition for an open-cell fault. Due to the nature of open-cell fault conditions, other *apparent* faults may be observed during an open-cell condition.

Summary of open-cell detection-logic operation:

- For an N-cell battery pack, the bq77910A always protects (by opening the FETs) in some manner within the  $2 \times N \times t_{OPEN\_CELL\_CHECK}$  time frame (sampling interval is  $t_{OPEN\_CELL\_CHECK}$ , and two successive open-cell faults are required to avoid nuisance tripping).
- Because an open-cell connection results in a floating VCx input, a UV or an OV fault may be detected before the open-cell fault due to their shorter fault filter times. Furthermore, the OV or UV condition may not be stable and the fault may recover during the open-cell check interval (that is, the FETs may toggle). In all cases the open-cell fault is detected within the open-cell fault filter time and the FETs are shut off until the recovery conditions are satisfied.
- The LDO shuts down following the detection of an open-cell fault, provided that a charger is not detected. When the pack is awakened following this, the open-cell fault is initially cleared (FETs closed) and must be re-evaluated over the filter time before the fault is again registered. Charger detection inhibits LDO shutdown; however, once the charger is disconnected, the LDO then shuts down, provided that the recovery conditions have not yet been satisfied.

### 8.3.2.2 Additional Fault Protection Functions

The brownout protection functionality is discussed in the [IC Internal Power Control](#) section of this document. Thermistor fault detection, charger/thermistor interface and control are discussed in the [Application Information](#) section.

### 8.3.3 IC Internal Power Control

#### 8.3.3.1 Power-On Reset/UVLO

On initial application of power to the BAT pin, the IC internal power supply rail begins to ramp up. The IC contains an internal undervoltage lockout (UVLO)/power-on reset (POR) circuit that prevents operation until the BAT voltage is sufficient to ensure predictable start-up and operation. All power for the IC internal circuitry is derived from the BAT pin. The UVLO/POR start-up threshold is specified in the parametric table as  $V_{STARTUP}$ . Once the BAT voltage has exceeded this level, the internal LDO regulator and control circuitry are enabled and continue to operate even if BAT falls below  $V_{STARTUP}$ . If the BAT pin falls below the operational range given under *Recommended Operating Conditions*, the device powers down.

On initial power up, the state of the output MOSFET drive pins (CHG and DSG) is indeterminate until the voltage on BAT reaches the  $V_{STARTUP}$  threshold. No load should be applied during this period.

#### 8.3.3.2 BAT Holdup/Brownout Protection Functionality

The BAT pin is used to power the IC internal circuitry, and should be supplied through a diode and held up with a capacitor placed near the IC as shown in the application diagrams (see [Figure 2](#)). The external diode prevents discharge of the IC power rail during external transients on the PACK(+) node.

This allows the bq77910A to maintain proper control of the pack and system during brownout conditions.

Brownout is defined as a situation during which the stack voltage collapses to a voltage below the minimum operating voltage of the IC (~5.6 V) for a short duration (~1 s). A typical application case is shown below. Additional examples are provided in the [Application Information](#) section later in this document.

If there are short-duration sags in the PACK(+) voltage (typically due to high load transients), the operating current for the IC is momentarily provided by the external capacitor. Assuming that there is no external load on the VREG (LDO output) pin, the IC draws approximately 50- $\mu$ A average current from the capacitor. The holdup time before the IC goes into SHUTDOWN mode depends on the initial pack voltage. For a normal *low battery* initial condition using a 4-cell stack, the cells may be in the range of 3 V/cell or 12 V total for the pack voltage. If a load transient occurs at this point, and the pack voltage sags down to below the IC POR threshold, the voltage at the BAT pin is held above 5 V for slightly greater than one second using a 10- $\mu$ F capacitor.

Waveforms typical of a load transient during low pack voltage conditions are shown as follows. In the first load transient, the PACK(+) rail momentarily collapses but the load is disconnected before the holdup time limit is exceeded. In the second load transient, the load is left on for a duration exceeding the holdup capability, so when the IC operating voltage reaches the gate-drive undervoltage limit, the external power FETs are disabled to disconnect the load.




图 1. Load Transient Examples

### 8.3.3.3 BAT Voltage Peak Detection/Transient Suppression

The use of an external diode and holdup capacitor allows the IC to provide controlled operation during brownout conditions. However, when the battery pack is at a high level, a different issue must be considered.


During normal operation of power equipment, load transients may induce high-voltage pulses on the PACK(+) rail that exceed the steady-state dc voltage output of the battery pack. In some cases, these transient voltages can exceed the battery rail by several volts. The voltage at the BAT pin may be *held up* to these higher voltages for a longer duration because the diode prevents the capacitor from discharging back into the cell stack after the transient pulses decay. When the dc level of the battery pack voltage is near 43.75 Vdc, high-current load disconnection may cause transients that would exceed the absolute maximum ratings of the device.

The BAT pin incorporates an internal Zener clamp that dissipates any transient voltage at the BAT pin that exceeds 50 V. This internal clamp has very limited energy absorption ability. Therefore, additional external circuitry is required for transient suppression, depending on the application environment. A Zener or equivalent rated at  $<5\ \Omega$  and  $>3\ \text{W}$  is recommended.

### 8.3.3.4 BAT Voltage Rate of Change

In addition to providing the holdup function, the filter components at the BAT pin serve to limit the maximum voltage rate of change. The voltage rate of change at the BAT pin should be limited to a maximum of 1 V per  $\mu\text{s}$  in order to prevent unwanted device shutdown.





**图 2. Example 5-Cell, Series FET Configuration Schematic Using bq77910A**

Waveforms illustrative of load transients during high pack voltage conditions are shown here.




图 3. High-Voltage Load-Transient Waveforms

### 8.3.3.5 FET Gate Drive Control

As noted in the previous section, the BAT voltage at the IC pin is held up slightly longer than the external PACK(+) voltage using the external diode/capacitor to feed the BAT rail. Thus, if the BAT pin voltage at the IC sags, the external voltage sag will have exceeded the holdup time, and the IC is no longer able to operate for an extended period of time. At this point, the DSG and CHG gate drive outputs are actively driven low. The FET driver stages use two additional external capacitors (connected at the CCAP and DCAP pins) to maintain a local power reservoir dedicated to the gate drive circuitry, as the system (BAT) voltage may be collapsing during the time that the FETs are being turned off. The FETs are turned off when the voltage at the CCAP and/or DCAP pins falls below  $V_{GATE\_UV}$ .

By turning off the FETs quickly, the system avoids the condition of insufficient gate drive due to low battery voltage.

#### 注

If the FET gate drive is not high enough, the power components may not be in their linear operating region, and could overheat due to resistive losses at high load currents.

In the case of a system undervoltage condition, both FETs are disabled within 500  $\mu$ s maximum; in all cases the FET fall time is less than fall time specified in the *Electrical Characteristics* section (FET Drive). During initial power up, once the UVLO threshold has been reached and the IC powers up fully, the rise time of the FET gate drive signal is also < 200  $\mu$ s. This assumes a nominal gate capacitance of 50 nF as specified in the *Electrical Characteristics* tables.

---

注

Selection of power FETs should consider the resistive losses that may occur during the undefined voltage range during power up from a complete collapse of battery voltage and holdup capacitance.

---

### 8.3.4 Initial Power Up

#### 8.3.4.1 Cell Connection

The IC design allows connection of the cells in any order. For EEPROM programming, only the VSS and BAT terminals must be connected to allow the device to communicate using the serial communication interface.

For normal pack assembly, the recommended connection procedure is to start with the VSS connection, followed by the (+) terminal of the lowest (most negative) cell, and continuing up the stack to the top (most positive) cell. The BAT voltage shown in [Start-Up Timing](#) assumes this connection sequence is used.

#### 8.3.4.2 Power-Up Sequence and Continuous Fault-Detection Logic

The bq77910A goes through a fixed set of safety checks on each power-up sequence. The same checks are performed on each recovery cycle from the SHUTDOWN state (after a charger is detected).

For each power up, the following tests are made. If any of the conditions indicate a fault, the IC goes into the appropriate protection state. External connections may be required for fault recovery (such as load removal or insertion into charger). *The device goes through a power-up sequence in < 100 ms, assuming no faults exist.*

After the release of the internal digital reset, the logic begins a power-up safety check. Two internal signals, designated PWRUP\_SAFE\_CHK and PWRUP\_DONE, control the sequence.

When PWRUP\_DONE is low, the following conditions are forced:

1. CHG and DSG external pins/gate drive signals are low.
2. UV\_HYST = HI (internal logic signal—use hysteresis level above UV threshold to clear fault)
3. OV\_HYST = HI (internal logic signal—use hysteresis level below OV threshold to clear fault)

After 50 ms of time has elapsed, a pulse of PWRUP\_SAFE\_CHK performs a check of each of the following circuits (with all time delays disabled):

1. UV comparator
2. OV comparator
3. OCD comparator
4. SCD comparator

If a fault condition was found for any of the above protection circuits, an internal fault status bit is set. For another 50 ms, the circuit has a chance to recover if the sample was corrupted. At the end of 100 ms, the PWRUP\_DONE signal is released. If no faults exist, the CHG, DSG, UV\_HYST, and OV\_HYST return to their normal-mode state.

Several of the protection circuits were not included in the power-up sequence (SCC, OT, TS, TO, OC). These faults are checked after the power-up sequence is completed.

---

注

This check is only performed on a power up from LDO-off or a digital reset occurring (that is, POR state).

---

### 8.3.4.3 Start-Up Timing

The following timing diagrams refer to signals at the device pins as well as to the following INTERNAL logic signals.

- BAT\_UVLO = HI when the BAT pin is below the POR threshold (undervoltage lockout).
- WAKEUP = HI whenever a charger is attached.
- UV\_STATUS = HI when n UV condition has been detected.
- OV\_STATUS = HI when an OV condition has been detected.




图 4. Initial Power Up With Single-Cell UV Fault




图 5. Initial Power Up With Normal Conditions (No Fault)

表 3. Fault Detection, Action, and Recovery Condition Summary

Fault Condition	Fault Detection Parameter	Filter Time	Action Taken			EEPROM Config (if Applicable)	Recovery Conditions
			FET		MODE		
			CHG	DSG			
CELL OVERVOLTAGE	Any cell > V <sub>OV</sub>	t <sub>OV</sub>	OFF	ON	OV FAULT protection state	OV_TS_CTRL = 0	All cells < OV-hyst
					EXT CHGR DISABLE (TS pin→low)	OV_TS_CTRL = 1	
CELL UNDER-VOLTAGE	Any cell < V <sub>UV</sub>	t <sub>UV</sub>	OFF <sup>(1)(2)</sup>	OFF	UV FAULT protection state <sup>(3)</sup>	UV_REC bit = 0	1) Both FETs ON when all cells >UV + hyst <sup>(4)</sup> 2) CHG FET enabled immediately if charger detected
			OFF <sup>(5)(2)</sup>	OFF	UV FAULT protection state <sup>(3)</sup>	UV_REC bit = 1	
PACK OVER-TEMPERATURE	Pack temperature out of range, V <sub>TS</sub> < V <sub>HOT</sub>	(1-2) × t <sub>THERM_CHECK</sub>	OFF	OFF	OT FAULT protection state	TMP_REC bit = 0	V <sub>TS</sub> > V <sub>HOT</sub> + hysteresis <sup>(6)</sup>
			OFF	OFF		TMP_REC bit = 1	V <sub>TS</sub> > V <sub>HOT</sub> + hysteresis <sup>(6)</sup> and load removed
OVERCURRENT IN DISCHARGE	(V <sub>SC</sub> – V <sub>SS</sub> ) > V <sub>OC</sub> D	t <sub>OC</sub> D	OFF	OFF	OCD FAULT protection state	SOR bit = 0	Both ON when load removed
						SOR bit = 1	Both ON when load removed <b>AND</b> charger detected
SHORT CIRCUIT IN DISCHARGE	(V <sub>SC</sub> – V <sub>SS</sub> ) > V <sub>SC</sub> D	t <sub>SC</sub> D	OFF	OFF	SCD FAULT protection state	SOR bit = 0	Both ON when load removed
						SOR bit = 1	Both ON when load removed <b>AND</b> charger detected
SHORT CIRCUIT IN CHARGE	(V <sub>SS</sub> – V <sub>SC</sub> ) > V <sub>SC</sub> C	t <sub>SC</sub> C	OFF	OFF	SCD FAULT protection state	N/A	Charger removed
OPEN THERMISTOR	V <sub>TS</sub> > V <sub>TH_OPEN</sub>	(1 to 2) × t <sub>THERM_CHECK</sub>	OFF	OFF	OPEN THERM/UNDERTEMP protection state	N/A	V <sub>TS</sub> < V <sub>TH_OPEN</sub> – V <sub>TH_HYST</sub> <sup>(6)</sup>
SHORTED THERMISTOR	V <sub>TS</sub> < V <sub>TH_SHORT</sub>	(1 to 2) × t <sub>THERM_CHECK</sub>	OFF	OFF	SHUTDOWN (low-power state)		Charger detected and V <sub>TS</sub> > V <sub>TH_SHORT</sub> + V <sub>TH_HYST</sub> <sup>(6)(7)(8)</sup>
OPEN-CELL INPUT	Cell-to-pin impedance > R <sub>OPEN_CELL</sub>	(1 to 2) × t <sub>OPEN_CELL_CHECK</sub>	OFF	OFF	SHUTDOWN (low-power state)		Charger detected and open-cell condition absent > filter time <sup>(9)</sup>

- (1) The LDO is turned off in the SHUTDOWN mode. *When the LDO is disabled, the CHG FET drive output is OFF by default, as all outputs of the device are disabled.*
- (2) Regardless of EEPROM setting, if a battery pack in the UV protection state is inserted into a charger (charger presence is detected), the CHG FET is turned ON to allow recharge of the pack. The DSG FET is turned on after UV recovery, as noted in 表 3 (conditions based on EEPROM setting).
- (3) a) If UV\_REC\_DLY = 1 and any cell remains < UV + hyst for longer than 8 seconds, the device enters SHUTDOWN mode and requires insertion into charger to recover. If UV\_REC\_DLY = 0, the device does not enter SHUTDOWN mode from the UV FAULT protection state.  
b) The LDO is turned off in the SHUTDOWN mode. *Charger insertion is required to recover from the SHUTDOWN mode.*  
*CAUTION: Care should be taken when using UV\_REC = 0, because the power MOSFETs can oscillate when high load currents cause repeated cell UV conditions, which could result in overheating of cells or MOSFETs.*
- (4) If the UV\_HYST\_INH bit = 1, then the hysteresis threshold is inhibited and recovery occurs whenever the cells exceed the UV threshold (without hysteresis). If UV\_HYST\_INH = 0, the UV\_REC bit should also be configured = 1. Otherwise, UV fault/recovery modes may chatter without hysteresis.
- (5) If the LDO is left ON, the CHG FET is disabled when the fault condition occurs and re-enabled as soon as a charger is attached. The DSG FET does not re-enable until the UV condition is cleared (V<sub>CELL</sub> > V<sub>UV</sub> + hysteresis).
- (6) Recovery occurs within t<sub>THERM\_CHECK</sub> after recovery conditions are met.
- (7) If a thermistor short occurs while charger is not detected, the FETs initially are re-enabled when charger is detected. If short condition is still present t<sub>THERM\_CHECK</sub> after charger detection and CHG\_TMP\_DIS = 0, the FETs re-open until the short condition is removed. If CHG\_TMP\_DIS = 1, the FETs remain enabled regardless of the short condition.
- (8) If a charger is presently detected when the shorted thermistor fault is registered, the LDO does not shut off. Within 0 to 4 seconds after the short is removed, the FETs re-enable and the device recovers. However, if the charger is disconnected after the short is removed, but before the FETs are re-enabled, the device will shut down with the LDO off and require charger detection for recovery.
- (9) If an open-cell fault occurs while a charger is detected, the device does not shut down. However, the device does shut down if the charger is later disconnected while the open-cell condition is still present. If the charger is disconnected after the open-cell condition is removed, the device recovers (that is, FETs are re-enabled). Following a shutdown caused by an open-cell condition, the FETs initially re-enable when a charger is detected. However, if the open-cell condition is still present, the FETs re-open after the filter time.

### 8.3.5 Cell-Balancing Function

The bq77910A implements an internal cell-balance control circuit and power FET structure. Because no CPU is available to manage a complex algorithm, a simple and robust hardware algorithm is implemented.

#### 8.3.5.1 Overview

- Uses a separate comparator to check if cells have reached the balancing threshold to start balancing (that is,

does not use the OV trip comparator)

- Balance and charge can run concurrently—no charge-time extension
- Compare cell voltages—cell with highest voltage is bled off for time  $t_{\text{CELL\_BAL\_CHECK}}$ .
- Balancing current set by  $R_{\text{VCX}}$ —effect of balancing current on cell-to-cell voltage differential depends on cell capacity and  $t_{\text{CELL\_BAL\_CHECK}}$ .
- Cell-balancing options programmable—balancing threshold, when to balance (always, only during charge, or never), and how long to balance

### 8.3.5.2 Control Algorithm Description

- **Potential balancing action is updated (latched) every minimum dwell time  $t_{\text{CELL\_BAL\_CHECK}}$** 
  1. Action = bleed highest cell above cell-balance start voltage [Note: no hysteresis]
  2. Only one cell is bled at a time
  3. A minimum dwell time of 7.5 minutes equates to <0.5% capacity at 2 Ah and 50 mA balancing current)
  4. Calculation of potential balancing action is reset/inhibited when timer is expired to minimize current draw on the cell stack in case of charger termination
- **Balancing action is suppressed if any of the following are true:**
  1. Highest cell voltage < cell-balance start voltage
  2. Balance timer has expired (when configured for balancing time-out)
  3. Charger is not detected when configured to balance only in charger
  4. Cell-voltage measurement is active
- **Balancing action inhibited during cell measurement**
  1. Measure for 50 ms, balance for 200 ms per each 250-ms cycle (80% utilization)
  2. Cell measurements are *frozen* when balancing output is asserted
  3. OV, UV protection delay time is constrained to be 500 ms or longer
  4. Cell balancing is suspended when an OV/UV condition is present and is being timed for fault determination (maximum time for OV = 2.25 s; UV = 32 s).
  5. Cell balancing is resumed after the fault checking has been completed, whether faults are cleared or latched
- **Recommended system design—charger continues to *top up* the pack when connected**
  1. This may not be the case with certain chargers that shut down once charge current taper limit is reached.
  2. Timer should be enabled to prevent balancing from discharging the pack (maximum balance time is limited).
  3. Timer value is selectable via EEPROM (1, 2, 4, or 8 hours).
  4. Timer value of 4 hours limits discharge of 4-cell pack to ~2.5% at 2 Ah and 50-mA balance current; 10-cell pack to ~1% at 2 Ah and 50-mA balance current.
  5. Initialize timer when balancing action starts (first cell voltage > cell balance-start threshold).
  6. Suspend balancing immediately if charger is disconnected.

### 8.3.5.3 Balancing Algorithm Configurable Parameters

- Cell-balance start voltage: 4 bits, 3.9 V–2.4 V in 0.1-V increments, default = 3.9 V
- Cell-balance enable/control: based on charger present, timer expiration, or both (See *EEPROM map for details*)
- Time-out value (optional): 2 bits: 1, 2, 4, 8 hours

### 8.3.5.4 External Connections for Cell Balancing

Multiple options are supported for different cell-balancing requirements. These are summarized in the following sections. These diagrams do NOT show the other external connections such as BAT, TS, CHGST, or power FET arrangements. See subsequent sections for more complete application diagrams showing all external connections.

**8.3.5.4.1 Normal Configuration—Balancing With Internal FETs**

The basic cell balancing-configuration is shown here. Balance current must be limited using external resistance. Resistive component sizes limit the balance current as the return current flows through the VCx pins. Because resistor values are relatively low (to allow sufficient balance current), it may be necessary to maximize external capacitor sizes, depending on the filtering requirements.




图 6. Typical Balancing Configuration (~50 mA)

**8.3.5.4.2 Low-Current Cell Balancing—External Filtering for Cell-Voltage Readings**

To limit balancing current further, the external series resistance can be increased as shown. Balancing can be fully disabled by setting EEPROM bit CB\_EN = 0 if desired.






图 7. Typical Low-Current Balancing Configuration (~2 mA)

#### 8.3.5.4.3 High-Current (Approximately 100-mA to 150-mA) Balancing Using External Power FETs

In this example, external PMOS devices are driven from the IC internal NMOS balance FETs. Current limiting is controlled by the external resistors and is on the order of 100 mA to 150 mA, depending on cell voltage. Contact TI for application example.

### 8.4 Device Functional Modes

#### WARNING

The Texas Instruments bq77908/bq77908A-series and bq77910/bq77910A-series integrated circuits help system designers greatly enhance the safety of their Li-Ion and Li-Polymer battery packs when these ICs are integrated effectively and in accordance with the instructions detailed in this document by technically qualified personnel familiar with battery pack application safety. Failure to follow the instructions in this document could result in risk of property damage, personal injury, or death due to the hazards associated with a battery pack overheating, fire, rupture, or explosion.

## Device Functional Modes (接下页)

The bq77910A has the following power modes: active and shutdown (LDO disabled). The following table outlines the operational functions in the different power modes.

POWER MODE	MODE DESCRIPTION
Active	The IC is operating with internal LDO enabled and battery monitoring functions available and operating. The active power mode includes <i>normal</i> operation, that is, all cell voltages, load current, and temperature are within range, and DSG and CHG FETs are enabled. The active power mode also includes any fault detection/protection states that do not require the IC to drop to a low-power state.
Shutdown—LDO disabled	Under certain fault conditions (see 表 3), the bq77910A enters the lowest possible power state to minimize current drain on the battery pack. The LDO output is turned off. All functions of the IC are inactive until a <i>charger recovery</i> condition is detected.

### 8.4.1 NORMAL Operation Mode

When no cell voltage, pack current, temperature, open cell, or thermistor faults are present, the CHG and DSG FETs are turned ON, allowing normal operation of the system.

The architecture of the bq77910A allows the customer to implement different arrangements of power FET components within the battery pack. Some examples of different power FET arrangements are shown in the [Application Information](#) section.

## 8.5 Programming and Register Maps

### 8.5.1 Memory Map

The bq77910A has 10 programmable EEPROM registers and one RAM register used to access/write the EEPROM data. The EEPROM bits are used to program the various threshold, delay, configuration, and recovery control settings. The address, register names, and individual control bit names are shown in the following table. Descriptions of each individual register and available programming options are provided in the subsequent sections. Bits labeled RSVDx (gray) are unused and left for future options.

Address	Register Name	7	6	5	4	3	2	1	0
0x00	EE_PROG <sup>(1)</sup>								VGOOD <sup>(1)</sup>
0x01	SYS_CFG	CNF2	CNF1	CNF0	CHG_TMP_DIS	TMPEN	OT_REC	RSVD1	SOR
0x02	OV_CFG1	RSVD2	RSVD3	OVT5	OVT4	OVT3	OVT2	OVT1	OVT0
0x03	OV_CFG2	OV_TS_CTRL	OVH2	OVH1	OVH0	RSVD4	OVD2	OVD1	OVD0
0x04	UV_CFG1	UV_HYST_INH	RSVD6	RSVD7	RSVD8	UVT3	UVT2	UVT1	UVT0
0x05	UV_CFG2	UV_REC	UV_REC_DLY	UVH1	UVH0	RSVD10	UVD2	UVD1	UVD0
0x06	OCD_DELAY	RSVD11	RSVD12	RSVD13	OCDD4	OCDD3	OCDD2	OCDD1	OCDD0
0x07	SCD_DELAY	RSVD14	RSVD15	ISNS_RNG	SCDD_RNG	SCDD3	SCDD2	SCDD1	SCDD0
0x08	OCD_SCD_TRIP	SCDT3	SCDT2	SCDT1	SCDT0	OCDD3	OCDD2	OCDD1	OCDD0
0x09	SCC_CFG	SCCD3	SCCD2	SCCD1	SCCD0	SCCT3	SCCT2	SCCT1	SCCT0
0x0A	CELL_BAL_CFG	CB_EN1	CB_EN0	CBT1	CBT0	CBV3	CBV2	CBV1	CBV0

(1) Read-only bit.

### 8.5.2 System Configuration (SYS\_CFG, Address 0x01)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	CNF2	CNF1	CNF0	CHG_TMP_DIS <sup>(1)(2)</sup>	TMPEN	OT_REC	RSVD1	SOR
If 0	8 possible settings to determine pack configuration (4 to 10 cells); see following table			Default value—thermal protection active in all modes	Disable temperature sensing	Recover from OT fault when pack has cooled below limit (incl. hysteresis)	This bit must be set to 0.	Recover from OCD/SCD when load removed
If 1				Thermal protection enabled only when no charger detected; thermal protection DISABLED when CHARGER PRESENT	Enable temperature sensing	Recover from OT fault when pack has cooled below limit (incl. hysteresis) AND LOAD REMOVED		Recover from OCD/SCD when load removed and charger attached

(1) If CHG\_TMP\_DIS = 1, all thermal faults are cleared when a pack is inserted into a charger.

(2) CHG\_TMP\_DIS takes priority over OT\_REC. If both are = 1, then thermal faults are cleared whenever inserted into a charger.

### 8.5.2.1 Pack Configuration (Number of Cells)

Various pack sizes between 4 and 10 series cells are configured using the CNF[2:0] bits as shown.

CNF[2:0]	Pack Configuration (# Cells)
000	10
001	9
010	8
011	7
100	6
101	5
110	4
111	Do not use

### 8.5.3 OV Detection Configuration #1 (OV\_CFG1, Address 0x02)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RSVD2	RSVD3	OVT5	OVT4	OVT3	OVT2	OVT1	OVT0
If 0	NOT USED	NOT USED	Overvoltage trip threshold (64 possible values); see following table.					
If 1	NOT USED	NOT USED						

#### 8.5.3.1 Programmable Overvoltage Threshold Settings

Using the 5 bits OVT[5:0], up to 64 possible set points for overvoltage trip are possible, as shown. OVT setting is chosen to match the cell type and application requirements.

OVT[5:0]	OV Trip (Volts)	OVT[5:0]	OV Trip (Volts)
0x00	2.8	0x20	3.6
0x01	2.825	0x21	3.625
0x02	2.85	0x22	3.65
0x03	2.875	0x23	3.675
0x04	2.9	0x24	3.7
0x05	2.925	0x25	3.725
0x06	2.95	0x26	3.75
0x07	2.975	0x27	3.775
0x08	3	0x28	3.8
0x09	3.025	0x29	3.825
0x0A	3.05	0x2A	3.85
0x0B	3.075	0x2B	3.875
0x0C	3.1	0x2C	3.9
0x0D	3.125	0x2D	3.925
0x0E	3.15	0x2E	3.95
0x0F	3.175	0x2F	3.975
0x10	3.2	0x30	4
0x11	3.225	0x31	4.025
0x12	3.25	0x32	4.05
0x13	3.275	0x33	4.075
0x14	3.3	0x34	4.1
0x15	3.325	0x35	4.125
0x16	3.35	0x36	4.15
0x17	3.375	0x37	4.175
0x18	3.4	0x38	4.2
0x19	3.425	0x39	4.225
0x1A	3.45	0x3A	4.25
0x1B	3.475	0x3B	4.275
0x1C	3.5	0x3C	4.3
0x1D	3.525	0x3D	4.325
0x1E	3.55	0x3E	4.35
0x1F	3.575	0x3F	4.375

### 8.5.4 OV Detection Configuration #2 (OV\_CFG2, Address 0x03)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	OV_TS_CTRL	OVH2	OVH1	OVH0	RSVD4	OVD2	OVD1	OVD0
If 0	Do not use TS line for external charger control	8 possible settings to control OV hysteresis (see following table)			NOT USED	8 possible settings to control OV sense delay (see following table)		
If 1	Use TS line for external charger control (if OV event, pull TS = low)				NOT USED			

#### 8.5.4.1 OV Hysteresis Settings

Eight possible hysteresis settings are selectable using the bits OVH[2:0] as shown in the following table.

OVH[2:0]	OV Hysteresis (mV)
000	300
001	250
010	200
011	150

OVH[2:0]	OV Hysteresis (mV)
100	100
101	50
110	25
111	0

### 8.5.4.2 OV Delay Settings

Eight possible OV trip time delay settings are selectable using the bits OVD[2:0]

OVH[2:0]	OV Delay (Seconds)
000	0.5
001	0.75
010	1
011	1.25
100	1.5
101	1.75
110	2
111	2.25

### 8.5.5 UV Detection Configuration #1 (UV\_CFG1, Address 0x04)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	UV_HYST_INH	RSVD6	RSVD7	RSVD8	UVT3	UVT2	UVT1	UVT0
If 0	Use hysteresis threshold to allow recovery after UV condition (DEFAULT)	NOT USED	NOT USED	NOT USED	Set one of 16 possible values; see following table.			
If 1	Do not use (inhibit) hysteresis threshold to allow recovery from UV threshold	NOT USED	NOT USED	NOT USED				

#### 8.5.5.1 Undervoltage Trip Threshold Settings

The specific undervoltage trip point required by the cell type and application can be set using the UVT[3:0] bits as shown here:

UVT[3:0]	UV Trip Level (Volts)	UVT[3:0]	UV Trip Level (Volts)
0000	1.4	1000	2.2
0001	1.5	1001	2.3
0010	1.6	1010	2.4
0011	1.7	1011	2.5
0100	1.8	1100	2.6
0101	1.9	1101	2.7
0110	2	1110	2.8
0111	2.1	1111	2.9

### 8.5.6 UV Detection Configuration #2 (UV\_CFG2, Address 0x05)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	UV_REC	UV_REC_DLY	UVH1	UVH0	RSVD10	UVD2	UVD1	UVD0
If 0	Recover from UV fault when all cell voltages increase above $V_{UV}$ threshold+hyst. CHG FET enabled immediately if charger detected	Part does NOT enter SHUTDOWN mode from the UV fault state.	1 of 4 possible values, see table below.		NOT USED	1 of 8 possible values, binary spacing, see the following table.		
If 1	Recover from UV fault only when all cell voltages increase above $V_{UV}$ threshold+hyst AND load is removed.	Part does enter SHUTDOWN mode if any cell voltage remains $<V_{UV}$ +hyst for >8 seconds in the UV fault state.			NOT USED			

### 8.5.6.1 UV Hysteresis Level

The UV hysteresis is set using UVH[1:0] bits. Four possible values are available as shown; however, the maximum recovery level is set to 3.5 V in the case of a combination of high UV trip point plus high UV hysteresis values.

UVH[1:0]	Hysteresis (Volts)
00	0.4
01	0.8
10	1.2
11	1.6

表 4. Recovery Voltage (Combination of UVT + UVH settings)

UV Trip Level	Hysteresis			
	0.4 V	0.8 V	1.2 V	1.6 V
1.4	1.8	2.2	2.6	3
1.5	1.9	2.3	2.7	3.1
1.6	2	2.4	2.8	3.2
1.7	2.1	2.5	2.9	3.3
1.8	2.2	2.6	3	3.4
1.9	2.3	2.7	3.1	3.5
2	2.4	2.8	3.2	3.5
2.1	2.5	2.9	3.3	3.5
2.2	2.6	3	3.4	3.5
2.3	2.7	3.1	3.5	3.5
2.4	2.8	3.2	3.5	3.5
2.5	2.9	3.3	3.5	3.5
2.6	3	3.4	3.5	3.5
2.7	3.1	3.5	3.5	3.5
2.8	3.2	3.5	3.5	3.5
2.9	3.3	3.5	3.5	3.5

### 8.5.6.2 UV Delay Time

Eight possible time delay settings for the UV trip delay are selectable using the UVD[2:0] bits as shown.

UVH[2:0]	Delay (Seconds)
000	0.5
001	1
010	2
011	4
100	8
101	16
110	32
111	OFF

### 8.5.7 Overcurrent in Discharge Delay Settings (OCD\_DELAY, Address 0x06)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RSVD11	RSVD12	RSVD13	OCDD4	OCDD3	OCDD2	OCDD1	OCDD0
If 0	NOT USED	NOT USED	NOT USED	One of 32 possible delay settings, see following table.				
If 1	NOT USED	NOT USED	NOT USED					

**8.5.7.1 Discharge Overcurrent Detection Delay Settings**

OCDD[4:0] (HEX)	OC Detection Delay (ms) <sup>(1)</sup>	OCDD[4:0 ] (HEX)	OC Detection Delay (ms) <sup>(1)</sup>
0x00	20	0x10	500 <sup>(2)</sup>
0x01	40	0x11	600 <sup>(2)</sup>
0x02	60	0x12	700 <sup>(2)</sup>
0x03	80	0x13	800 <sup>(2)</sup>
0x04	100	0x14	900 <sup>(2)</sup>
0x05	120	0x15	1000 <sup>(2)</sup>
0x06	140	0x16	1100 <sup>(2)</sup>
0x07	160	0x17	1200 <sup>(2)</sup>
0x08	180 (Default)	0x18	1300 <sup>(2)</sup>
0x09	200 <sup>(2)</sup>	0x19	1400 <sup>(2)</sup>
0x0A	220 <sup>(2)</sup>	0x1A	1500 <sup>(2)</sup>
0x0B	240 <sup>(2)</sup>	0x1B	1600 <sup>(2)</sup>
0x0C	260 <sup>(2)</sup>	0x1C	1700 <sup>(2)</sup>
0x0D	280 <sup>(2)</sup>	0x1D	1800 <sup>(2)</sup>
0x0E	300 <sup>(2)</sup>	0x1E	1900 <sup>(2)</sup>
0x0F	400 <sup>(2)</sup>	0x1F	2000 <sup>(2)</sup>

(1) During cell balancing, OC Detection Delay may be doubled.

(2) See WARNING below.

**WARNING**

**Discharge overcurrent and short circuit detection delay settings greater than 180 ms cannot be used in conjunction with cell balancing. This may result in an unsafe condition. For delays greater than 180 ms, ensure that cell balancing is disabled in CELL\_BAL\_CFG, Address 0x0A.**

**8.5.8 Short Circuit in Discharge Delay Settings (SCD\_DELAY, Address 0x07)**

Bit Number	7	6	5	4	3	2	1	0
Bit Name	RSVD14	RSVD15	ISNS_RNG	SCDD_RNG	SCDD3	SCDD2	SCDD1	SCDD0
If 0	NOT USED	NOT USED	Use lower range of values for all short-circuit and overcurrent-trip thresholds	Use fast delay settings	One of 16 possible delay settings in each range, see following table.			
If 1	NOT USED	NOT USED	Use higher range of values for all short-circuit and overcurrent-trip thresholds	Use slow delay settings				

### 8.5.8.1 SCD Delay Settings

Two separate ranges of 16 possible delay time values are selectable as shown here.

Fast Range (SCDD_RNG = 0)		Slow Range (SCDD_RNG = 1)	
SCDD[3:0]	SC Detection Delay (μs) <sup>(1)</sup>	SCDD[3:0]	SC Detection Delay (ms) <sup>(1)</sup>
0x00	Reserved	0x00	50
0x01	120	0x01	100
0x02	180	0x02	200 <sup>(2)</sup>
0x03	240	0x03	300 <sup>(2)</sup>
0x04	300	0x04	400 <sup>(2)</sup>
0x05	360	0x05	500 <sup>(2)</sup>
0x06	420	0x06	600 <sup>(2)</sup>
0x07	480	0x07	700 <sup>(2)</sup>
0x08	540	0x08	800 <sup>(2)</sup>
0x09	600	0x09	900 <sup>(2)</sup>
0x0A	660	0x0A	1000 <sup>(2)</sup>
0x0B	720	0x0B	1100 <sup>(2)</sup>
0x0C	780	0x0C	1200 <sup>(2)</sup>
0x0D	840	0x0D	1300 <sup>(2)</sup>
0x0E	900	0x0E	1400 <sup>(2)</sup>
0x0F	960 (Default)	0x0F	1500 <sup>(2)</sup>

- (1) During cell balancing, SC Detection Delay may be doubled.
- (2) See WARNING above.

### 8.5.9 Discharge Overcurrent/Short-Circuit Trip Levels (OCD\_SCD\_TRIP, Address 0x08)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	SCDT3	SCDT2	SCDT1	SCDT0	OCDT3	OCDT2	OCDT1	OCDT0
If 0	One of 16 possible SC trip settings (sense resistor voltage), see following table.				One of 16 possible OC trip settings (sense resistor voltage), see following table.			
If 1								

**NOTE:** SCD and OCD trip levels are controlled by current-sense gain-control bit ISNS\_RNG located in register 0x07. Trip levels measured at SENSE– are referenced to SENSE+.

#### 8.5.9.1 Discharge Short-Circuit Trip-Level Settings (Sense-Resistor Voltage)

SCDT[3:0]	Discharge Short-Circuit Trip Level, mV at SENSE (-), With ISNS_RNG = 0	Discharge Short-Circuit Trip Level, mV at SENSE(-), With ISNS_RNG = 1
0000	40	200
0001	50	250
0010	60	300
0011	70	350
0100	80	400
0101	90	450
0110	100	500
0111	110	550
1000	120	600
1001	130	650
1010	140	700
1011	150	750
1100	160	800



SCDT[3:0]	Discharge Short-Circuit Trip Level, mV at SENSE(-), With ISNS_RNG = 0	Discharge Short-Circuit Trip Level, mV at SENSE(-), With ISNS_RNG = 1
1101	170	850
1110	180	900
1111	190	950

### 8.5.9.2 Discharge Overcurrent Trip-Level Settings (Sense-Resistor Voltage)

OCDT[3:0]	Discharge Overcurrent Trip Level, mV at SENSE(-), With ISNS_RNG = 0	Discharge Overcurrent Trip Level, mV at SENSE(-), With ISNS_RNG = 1
0000	25	125
0001	30	150
0010	35	175
0011	40	200
0100	45	225
0101	50	250
0110	55	275
0111	60	300
1000	65	325
1001	70	350
1010	75	375
1011	80	400
1100	85	425
1101	90	450
1110	95	475
1111	100	500

### 8.5.10 Charge Short-Circuit Threshold and Delay Settings (SCC\_CFG, Address 0x09)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	SCCD3	SCCD2	SCCD1	SCCD0	SCCT3	SCCT2	SCCT1	SCCT0
If 0	One of 16 possible charger short-circuit sensing delay settings, see following table.				One of 16 possible charger short-circuit sensing threshold settings (sense resistor voltage), see following table.			
If 1								

**NOTE:** SCC trip-level range is controlled by current-sense gain-control bit ISNS\_RNG, located in register 0x07. Trip levels measured at SENSE- are referenced to SENSE+.

#### 8.5.10.1 Charge Short-Circuit Delay-Time Settings

SCCD[3:0]	Charge Short-Circuit Delay ( $\mu$ s) <sup>(1)</sup>	SCCD[3:0]	Charge Short-Circuit Delay ( $\mu$ s) <sup>(1)</sup>
0000	Reserved	1000	540
0001	120	1001	600
0010	180	1010	660
0011	240	1011	720
0100	300	1100	780
0101	360	1101	840
0110	420	1110	900
0111	480	1111	960

(1) During cell balancing, Charge Short-Circuit Delay may be doubled.

### 8.5.10.2 Charge Short-Circuit Trip-Level Settings

SCCT[3:0]	Charge Short-Circuit Trip Level, mV at SENSE(-), With ISNS_RNG = 0	Charge Short-Circuit Trip Level, mV at SENSE(-), With ISNS_RNG = 1
0000	-10	-50
0001	-15	-75
0010	-20	-100
0011	-25	-125
0100	-30	-150
0101	-35	-175
0110	-40	-200
0111	-45	-225
1000	-50	-250
1001	-55	-275
1010	-60	-300
1011	-65	-325
1100	-70	-350
1101	-75	-375
1110	-80	-400
1111	-85	-425

### 8.5.11 Cell-Balancing Configuration (CELL\_BAL\_CFG, Address 0x0A)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	CB_EN1	CB_EN0	CBT1	CBT0	CBV3	CBV2	CBV1	CBV0
If 0	See 4 possible values following		See 4 possible values following		One of 16 possible settings for cell-balance threshold (highest cell voltage to initiate balance action)			
If 1								

#### 8.5.11.1 Cell-Balance Enable Control

CB_EN[1:0]	Cell Balance Function	Maximum OCD Delay	Maximum SCD Delay
00	Disable cell-balance function (Default)	20–2000 ms	120 μs–1500 ms
01	Enable cell-balance function <sup>(1)</sup> at all times—start balancing (timer counting) whenever CBV threshold is reached, terminate when timer expires. Balancing restarts once all cells have first fallen below the CBV threshold and then at least one cell again reaches the CBV threshold.	20–180 ms	120 μs–100 ms
10	Enable cell balance function <sup>(1)</sup> when charger detected, terminate when charger removed. <i>(Note: This is recommended only with chargers that keep the battery topped-off, that is, maintenance charge implemented after regular charge completion.)</i>		
11	Enable cell-balance function <sup>(1)</sup> when charger is detected, terminate when charger is removed OR when timer expires. Following timer expiration, the charger must be disconnected then reconnected to restart balancing.		

(1) *Enable cell balance function* means that the logic checks cell voltages to decide if balancing action (current bleed/bypass) should occur. *Start balancing* is defined as the time when the algorithm is active, that is, actually diverting current around a cell. Timer initiation begins when balancing action starts, not when charger is detected.

#### 8.5.11.2 Cell-Balance Timer

Cell balancing, if enabled, begins when the charger is present and the first cell exceeds the CBV start threshold. Cell balancing is terminated when the charger is removed, or after CBT timeout interval regardless of charger-removal detection. This method is used to prevent continuous drain of the cells in the case where the battery pack is stored in the charger after charge termination.

CBT[1:0]	Timeout Length (Hours)
00	1
01	2
10	4
11	8

### 8.5.11.3 Cell Balance Voltage Threshold Settings

When any cell reaches the programmed setting, the cell balance algorithm begins as discussed previously in the operation/applications section. Cell balancing must be enabled via the CB\_EN control bit, and in some cases (see the [Cell-Balance Enable Control](#) section) the charger must be detected for the algorithm to initiate.

CBV[3:0]	Cell Voltage
0000	3.9
0001	3.8
0010	3.7
0011	3.6
0100	3.5
0101	3.4
0110	3.3
0111	3.2
1000	3.1
1001	3
1010	2.9
1011	2.8
1100	2.7
1101	2.6
1110	2.5
1111	2.4

### 8.5.12 EEPROM Control Register (EEPROM, Address 0x0B)

Bit Number	7	6	5	4	3	2	1	0
Bit Name	EEPROM7	EEPROM6	EEPROM5	EEPROM4	EEPROM3	EEPROM2	EEPROM1	EEPROM0

These bits enable data write to EEPROM locations (0x01–0x0A) when written with data 0100 0001 (0x41). Pre-read of EEPROM data is available by setting these bits with 0110 0010 (0x62). Default is 0000 0000 (0x00).

### 8.5.13 EEPROM Write Sequence

EEPROM is written by I<sup>2</sup>C command. When ZEDE = H, the SCLK and SDATA lines are enabled to allow I<sup>2</sup>C communication.

	(MSB)	I <sup>2</sup> C Address +R/W bit						(LSB)
	(MSB)	I <sup>2</sup> C Address						(LSB)
Write								0
Read	0	0	1	0	0	0	0	1

The bq77910A has integrated configuration EEPROM for OV, UV, OCD, SCD, and SCC thresholds and delays. The appropriate configuration data is programmed to the configuration registers and then 0x41 is sent to the EEPROM register to enable programming. By driving the EEPROM pin (set high and then low), the data is written to the EEPROM. The recommended voltage at BAT for EEPROM writing is >7 V. A flowchart showing the EEPROM write/check sequence is shown in [图 8](#).

### 8.5.14 Parity Check

The bq77910A uses EEPROM for storage of protection thresholds and delay times as previously described. Additional EEPROM is also used to store internal trimming data. For safety reasons, the bq77910A uses a column-parity error-checking scheme. If the column-parity bit is changed from the written data, both DSG and CHG FETs are forced OFF as a fail-safe mechanism.




图 8. EEPROM Programming Flow Diagram

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

#### 9.1.1 Open-Cell Detection

As part of the bq77910A open-cell detection feature, a small load current is periodically applied across each cell in succession. This load results in a momentary voltage drop that reduces the apparent cell voltage measured by the bq77910A. The voltage drop must be taken into consideration when choosing the desired over voltage (OV) hysteresis and selecting resistor values for the cell input filters.

A mechanical or assembly fault in the pack can cause a high-impedance or broken connection between the IC cell sense pins and the actual cells. During operation, the bq77910A periodically checks the validity of the individual cell voltage reading by applying a test current across each cell. If the connection between the pin and the cell is open the apparent cell voltage will collapse and a fault condition is detected.




图 9. Open-Cell Check

##### 9.1.1.1 Detecting an Open-Cell

Referring to 图 9,  $V_{CELL,N}$  is measured as the difference between  $VC_A$  and  $VC_B$ . If the wire connecting  $VC_A$  to the cell is open, the test current will discharge the input capacitor ( $C_{IN}$ ) and  $VC_A$  will collapse toward  $VC_B$  causing the measured difference to approach zero.

The test current ( $I_{LOAD\_OPEN\_CELL}$ ) is applied for ~125 ms. At the end of this time, a measured difference between  $VC_A$  and  $VC_B$  less than 1 V is considered an open-cell fault.

##### 9.1.1.2 Open-Cell Check Under Normal Conditions

If the connection to the cell is not open, the test current is easily supplied by the battery cell and  $VC_A$  will not collapse toward  $VC_B$ . However, the test current will induce a small voltage drop across the input resistors ( $R_{IN}$ ) so that the measured cell voltage will be less than the actual cell voltage.

## Application Information (接下页)

As shown in 图 10, the measurement error is equal to  $-(I_{LOAD\_OPEN\_CELL} \times 2 \times R_{IN})$ . For example, the data sheet maximum for  $I_{LOAD\_OPEN\_CELL} = 450 \mu A$ . If  $R_{IN} = 50 \Omega$ , then the measurement error will be  $-(450 \times 10^{-6}) \times 2 \times 50 = -0.045 V = -45 mV$ .




图 10. Effect of Open-Cell Check on Cell Voltage Measurement

### 9.1.1.2.1 Effect of Measurement Error on OV and UV Detection

The measurement error induced by the open-cell check does not affect the over voltage (OV) and under voltage (UV) fault detection accuracy because the minimum fault filtering time (500 ms) is four times longer than the time the test current is applied (125 ms). Furthermore, the test current is applied to only one cell every 4 seconds. In a system with N cells, each cell has the test current applied only once every  $N \times 4$  seconds.

### 9.1.1.2.2 Effect of Measurement Error on OV Recovery

Recovery from an OV fault occurs when the measured cell voltage drops below the OV threshold minus the OV hysteresis. Recovery is immediate; there is no minimum filtering time for fault recovery.

Therefore, an open-cell check that causes a drop in the measured cell voltage can cause a spontaneous OV recovery if the actual cell voltage minus the drop is less than the OV threshold minus the OV hysteresis setting:

$$V_{CELL,N} - (I_{LOAD\_OPEN\_CELL} \times 2 \times R_{IN}) < V_{OV} - V_{OV\_HYST}$$

It is important to note that because the open-cell check is performed on only one cell at a time, spontaneous recovery due to the open-cell check will only occur if all other cells are also below the OV threshold by at least the OV hysteresis voltage.

### 9.1.1.3 Selection of $R_{IN}$ and OV Hysteresis to Avoid Spontaneous OV Recovery

The voltage drop across  $R_{IN}$  during open-cell checking reduces the OV hysteresis by  $I_{LOAD\_OPEN\_CELL} \times 2 \times R_{IN}$ . Re-arranging the equation above reveals the actual OV recovery voltage:

$$V_{CELL,N} = V_{OV} - (V_{OV\_HYST} - I_{LOAD\_OPEN\_CELL} \times 2 \times R_{IN})$$

And the effective OV hysteresis:

$$V_{OV\_HYST,EFF} = V_{OV\_HYST} - I_{LOAD\_OPEN\_CELL} \times 2 \times R_{IN}$$

From the equation above, the programmed OV hysteresis ( $V_{OV\_HYST}$ ) and  $R_{IN}$  can be chosen to give the desired effective OV hysteresis ( $V_{OV\_HYST,EFF}$ ). Using the data sheet maximum for  $I_{LOAD\_OPEN\_CELL} = 450 \mu A$ , examples of these parameters are calculated in 表 5.

**Application Information (接下页)**
**注**

Again it should be noted that  $V_{OV\_HYST,EFF}$  applies only during the 125 ms during which a cell is being checked for an open condition, and only one cell is checked every 4 sec. Otherwise, the hysteresis is the programmed value  $V_{OV\_HYST}$ . Therefore, the actual hysteresis observed in a system can be either of these two values. For example, if  $V_{OV\_HYST} = 200$  mV and  $R_{IN} = 56 \Omega$ , the observed hysteresis can be either 150 or 200 mV (see 表 5).

Additionally, when selecting the appropriate value for lower  $R_{IN}$ , the upper limit on cell balancing of 50 mA per cell must be observed. For example, if your cells have a maximum of 4.3 V, each  $R_{IN}$  must not fall below  $43 \Omega$ , as  $(4.3 \text{ V} / (2 \times 43 \Omega)) = 50 \text{ mA}$ . If such lower resistances are to be used, the cell balancing feature must be disabled.

**表 5.  $V_{OV\_HYST,EFF}$  for Various  $V_{OV\_HYST}$  and  $R_{IN}$  Selections**

<b>VOV_HYST (mV)</b>	<b>RIN (<math>\Omega</math>)</b>	<b>VOV_HYST,EFF (mv)</b>
0	This Setting Must Only Be Used When Not Directly Controlling FETs with the CHG/DSG Outputs and Recovery Decisions are Made By A Separate Device	
25		
50	44	10
100	83	25
100	56	50
150	139	25
150	111	50
150	56	100
200	194	25
200	167	50
200	111	100
200	56	150
250	250	25
250	222	50
250	167	100
250	111	150
250	56	200
300	306	25
300	278	50
300	222	100
300	167	150
300	111	200

**9.1.2 Internal Voltage Regulator**

The bq77910A has an integrated low-power linear regulator that provides power to both internal and any optional user-defined external circuitry. The input for the regulator is derived from the BAT terminals. VREG nominal output value is 3.3 V and is also internally current-limited. The minimum output capacitance for stable operation is 1  $\mu$ F.

The regulator (and the IC internal circuitry) is disabled during the SHUTDOWN mode. When the regulator circuit is disabled (including the time during the power-up sequence of the IC) the DSG and CHG FETs are driven OFF.

**9.1.3 Charger Detection and Wake-Up**

The bq77910A contains a mechanism to detect the presence of an external charger and allow the device to wake up from the low-power SHUTDOWN mode when the LDO has been turned off. A low-power wake-up circuit monitors the CHGST pin to determine the charger connection event.

### 9.1.3.1 CHGST Pin Detection

Because the bq77910A is designed to use low-side NMOS FETs to control current flow to/from the battery pack, charger presence detection cannot be determined simply by checking the positive terminal voltage. To allow detection of the presence/absence of an external charger under any operating conditions, the bq77910A implements a charger sense pin, designated CHGST. If a voltage of greater than (nominally) 0.5 V is detected at the CHGST pin, the bq77910A logic assumes that a charger has been connected. *The voltage monitoring circuit at the CHGST pin is an always-on subsystem within the chip. When the proper voltage appears at the CHGST pin, the IC wakes up from the SHUTDOWN mode after a charger is connected.* If fault conditions exist, the part may re-enter a low-power or SHUTDOWN state, depending on the configuration.

*The means of connecting the CHGST pin is user- and application-dependent, and may vary with the external contact structure of the battery pack.*

For example, a dedicated CHARGER(+) contact with attenuating resistors can be used such that the CHGST pin is pulled high whenever the pack is inserted into a charger.

For a system/application that uses a charge-protection FET to disconnect the charger (–) during a fault condition, it is recommended that the connection to the CHGST pin be pulled up to the charger (+) potential (using a pullup resistor) on the charger side to prevent this signal from going negative with respect to the pack internal reference (VSS pin) when the charge FET in the battery pack may be open.

If the system does not use a charge FET within the battery pack, the VSS (internal) reference and CPCKN (charger reference) are the same, which allows CHGST to be pulled up to any logic-high level above  $V_{CHG\_DET1}$  to detect charger insertion.

A timing diagram corresponding to the UV fault/recovery condition using the CHGST signal is shown in [图 11](#).

### 9.1.3.2 CPCKN Pin Detection

When the device is shut down with LDO off, a potential less than approximately  $VSS - 2\text{ V}$  applied to CPCKN causes the LDO to turn on and the power-up sequence to commence. However, the power-up state is not latched, and if CPCKN falls above the  $VSS - 2\text{ V}$  threshold, the device again shuts down.




图 11. Normal Operation, UV Fault on  $V_{CELLx}$ , Then Charger Connection



## 9.1.4 Temperature Sensing

### 9.1.4.1 TS and VTSB Pin Interface

The bq77910A uses the TS pin input to read the voltage on an external thermistor to determine the pack/system temperature. The VTSB pin allows the IC to generate its own bias voltage to drive the thermistor. To save power, the VTSB bias supply is pulsed ON only when the temperature readings are being taken. The VTSB pin is powered by the LDO output (VREG) and with a maximum output impedance of 150 Ω.




图 12. TS and VTSB Pin Interface


A negative-temperature-coefficient thermistor in the topology shown in 图 12 is assumed. With this arrangement, the *voltage* at the TS will be lower for high temperature, and higher for low temperature. If the voltage measured at the TS pin is below the  $V_{HOT}$  threshold, a pack overtemperature condition is detected.

In the extreme fault cases, an open (disconnected) thermistor indicates a voltage at the TS pin equivalent to the VREG pullup voltage, and a shorted thermistor indicates a voltage close to 0 (VSS). An open-thermistor fault recovers within the fault filter time following removal of the open condition. Shorted-thermistor detection places the device into the low-power SHUTDOWN mode, requiring re-insertion into a charger for wakeup.

### 9.1.4.2 External Bias Supply Detection

During the time period in which the bq77910A checks the thermistor status, a weak (nominal 1-μA) current is applied from the TS pin to VSS. If  $V_{TS} > V_{EXT\_PU}$ , then the IC operates as if an external supply is present and does not enable the VTSB internal supply. A sequence of operations is performed to determine the existence of shorted thermistor, open thermistor, or pack overtemperature faults as listed in the following section.

9.1.4.3 Temperature Measurement/Fault Detection Logic Flow Diagram



9.1.4.4 Battery Pack/Charger Shared-Thermistor Functionality

The pulsing of the VTSS pin is enabled ONLY when the IC determines that there is no external supply (for example, from the charger) already driving the thermistor. This allows a single thermistor to be used by both the bq77910A and the external charger to measure pack temperature. This can also be used as a method of charger presence detection in case a dedicated charger-detect pin is not implemented in the end-equipment pack design.

By connecting the CHGST pin to the TS pin on the battery-pack internal circuit board, a three-terminal battery-pack design with (+), (–) and (T) (thermistor) contacts is compatible with the charger-detection mechanism of the bq77910A. Because the external charger normally applies a bias voltage to the TS pin from an external source, there is a voltage present on the CHGST pin whenever the pack is inserted into the charger.

**注**

$V_{TH\_xxx}$  (thresholds) are ratiometric based upon VREG. Care should be taken if using an external pullup to a voltage other than the VREG voltage to account for the difference in these detection thresholds.

*Depending on the arrangement of the power FETs within the pack, the sharing of a common thermistor between the BMU and the external charger may not be feasible. Applications that **do not** use a CHG disconnection FET are supported, because there is a common ground reference between the external charger and the internal IC ground.*

In case of applications that **do** use a CHG FET, the following issues should be understood from the system point of view:

- When the CHG FET is disabled (as in a fault condition), the internal reference (VSS pin of the IC) is disconnected from the external reference (CPCKN connected to charger return path).
- When a charger is connected and powered on, the CPCKN voltage is negative, and it is possible that the CHGST pin is negative with respect to the IC VSS pin.
- The CHGST and TS pins are not internally protected from negative voltages.
- If an external clamp circuit is used to prevent the CHGST voltage from going below 0 V with respect to VSS, and the CHGST/TS pins are connected within the pack, the TS pin indicates an invalid temperature range (or perceived thermistor-shortened fault) until the CHG FET is closed.
- If a charger is connected and not powered on, the CHGST pin may be pulled up to the PACK+ rail. This pin is internally clamped to a safe voltage; however, series resistance is required to avoid overcurrent damage to the internal clamping circuit. If the CHGST and TS pins are tied together within the pack, this resistance affects the reading of the pack internal thermistor by the external device.
- Ideally, the external charger should be designed such that a negative voltage (with respect to the pack internal VSS) cannot be imposed on the CHGST/TS pin when a charger is connected.
- In the case of the CHG FET ON and current flowing, the CPCKN potential may be a few hundred millivolts below the IC VSS pin (depending on charge current level and charge FET on-resistance). This also affects the accuracy of the thermistor voltage as read by the external charger. A suggested approach is for the external charger to momentarily interrupt charge current flow while taking the pack temperature reading when a CHG FET is implemented.

#### 9.1.4.5 Charge/Discharge Enable Operating Thresholds

If the voltage measured at the TS pin is below  $V_{TH\_HOT}$ , a pack overtemperature condition is detected. The bq77910A disables the charge and discharge FETs (but remains in the active mode). Using a standard 103AT thermistor and 10-k $\Omega$  pullup resistor, this corresponds to approximately 60°C. The temperature level is chosen to be slightly above the normal charge disable level implemented by an external charger, and would not normally activate during charge unless the charger's own overtemperature shutdown did not trigger before this level. The external charger typically also has a cold-temperature charge inhibit (roughly between 0°C and 10°C) as shown in [图 13](#).




图 13. Typical Thermistor Response and Protection Thresholds ( $V_{TSB} = 3.3\text{ V}$ , Pullup = 10 k $\Omega$ )

The bq77910A limits pack operation in the case of an overtemperature, undertemperature, open, or shorted thermistor. An overtemperature fault opens the protection FETs only; a shorted-thermistor fault also puts the device into low-power/fault protection mode. Due to the range of resistance values available with a typical thermistor, an undertemperature fault is indistinguishable from an open-thermistor fault and has the same protection mechanism (enter protection state, but device stays awake). The  $V_{TH\_OPEN}$ ,  $V_{HOT}$ , and  $V_{TH\_SHORT}$  thresholds are ratiometric to the  $V_{TSB}$  pin bias voltage. Typical values are shown; see the parametric tables for details.

#### 9.1.4.6 OV\_TS\_CTRL (EEPROM Bit) Interface

In the case of a battery pack that implements a CHG pass FET, the charging function can be disabled by opening the FET during fault conditions. However, in the case of a design that does not implement a CHG pass FET, use of the EEPROM bit `OV_TS_CTRL` can allow the bq77910A to communicate an overvoltage fault condition to the external charger.

With a charger using the thermistor located within the battery pack (which is also connected to the TS pin), if the `OV_TS_CTRL` bit is set to 1, the TS pin is pulled to VSS whenever an OV fault occurs. The result is that the external charger reads a thermistor value equivalent to a hot battery condition and suspends charging. When the bq77910A is pulling the TS pin to ground, the CHGST detection function is momentarily disabled as noted in the [Temperature Measurement / Fault Detection Logic Flow Diagram](#) section. If the `OV_TS_CTRL` bit is set to 1, the TS line is pulled to ground regardless of the state of the `CHG_TMP_DIS` bit (the TS pulldown functionality is implemented based on OV fault condition, even if internal temperature monitoring is disabled). When TS is pulled down, charger-presence detection still operates on a sampled basis. The TS pin is released for 200 ms out of every 4 seconds to test for an external charger connection.

#### 9.1.5 UV Fault—Secondary Delay Function (See Also [Cell Undervoltage Detection and Recovery](#))

When an undervoltage fault occurs (any cell voltage  $< V_{UV}$ ) and remains for a time exceeding the UV fault delay timer ( $t_{UV}$ ), then the discharge FET is disabled (opened) to stop the discharge current.

Recovery depends on the configuration of the `UV_REC` bit: If `UV_REC = 0`, then recovery occurs when all the cell voltages are  $> V_{UV} + \text{hysteresis}$ , which could be almost instantaneously if the load current is high and the cells still contain capacity. **Care should be taken when using `UV_REC = 0`, as it can cause the FETs and cells to overheat if threshold settings are not properly considered.**

If `UV_REC = 1`, then all the cell voltages must be  $> V_{UV} + \text{hysteresis}$ , AND the load must also be removed.

Additionally, if  $UV\_REC\_DLY = 1$  and all the cell voltages remain  $<V_{UV} + \text{hysteresis}$  for more than 8 seconds, then the bq77910A enters the SHUTDOWN mode.

If  $UV\_REC\_DLY = 0$ , the part does not enter SHUTDOWN mode from a UV fault condition.

Once in the SHUTDOWN mode, insertion into a charger is required to exit the SHUTDOWN mode.

When in the SHUTDOWN mode, the LDO turns off.

This recovery criterion is described in the fault summary of [表 3](#) and the [Cell Undervoltage Detection and Recovery](#) section.

### 9.1.6 Pack/System Connection Arrangements

The architecture and fault detection/recovery logic allows the system developer to implement multiple types of battery-pack topologies using the bq77910A. A few basic application cases are illustrated here; however, others are also possible as long as the external connections and host-equipment interface are compatible with the fault detection and recovery signaling methods.

Notes regarding the application schematics:

- A five-cell configuration is shown for simplicity. All unused cell inputs (not shown) are tied to the PACK(+) positive terminal.
- For configurations that do not implement a CHG FET, it is assumed that the CHGST pin (in bq77910A) is pulled up inside the charger equipment (nominally  $V_{CHG\_DET1}$ ).
- Gate-source pulldown resistances are recommended for the power FETs to prevent parasitic turnon when the bq77910A is in SHUTDOWN mode. This may have a slight impact on operating current when FETs are enabled; however, very large resistances ( $\sim 5\text{ M}\Omega$ ) may be used to minimize this effect.
- Series resistance between the CHG/DSG pins and FET gates should be sized to assure quick turnoff of the FETs used.
- High-current (pack discharge/charge) flow paths are indicated by wide traces; low-current signal paths use narrow traces in the following schematics.

#### 9.1.6.1 Series CHG and DSG FET Configuration

Use of a separate contact (that is, CHGST) for charger detection is preferred if the cell-balancing function is used. This is to allow balancing to occur only while charging. Otherwise, if the part cannot detect the presence of a charger, balancing must be enabled to occur at all times or not at all. The CHGST pin should be protected from possible negative voltage inputs that may occur if connected to a charger with the CHG FET open.

#### 注

In shutdown with the LDO off, the specified shutdown currents require that the voltage at CPCKN with respect to VSS is controlled. In the parallel FET case, CPCKN is clamped through the body diode of the charge FET. In the series FET case, external circuitry is required to keep CPCKN from floating. Contact TI for recommended application circuits.

If current is able to flow from CPCKN through the charge FET (for example, through the body diode), the resistor  $R_{LDRM\_DET}$  is required to discharge DPCKN for proper detection of load removal. When the FETs are open and a load is present, the PACK– terminal and consequently DPCKN is pulled up to PACK+. When the load is removed, DPCKN is discharged through  $R_{LDRM\_DET}$ . Detection of load removal occurs when the voltage at DPCKN (referenced to VSS) falls below 2 V (typical).




图 14. Example Series FET Configuration Using the CHGST Pin

### 9.1.6.2 Separate CHG(-) and DSG(-) Return Paths With Both FETs

In this configuration, if the charge current is typically much lower than the discharge current, a lower-cost component can be used for the charge control FET than in the series configuration previously shown.

Use of a separate contact (CHGST pin) is preferred if the cell balancing function is used. This is to allow balancing to occur only while charging. Otherwise, if the part cannot detect the presence of a charger, balancing must be enabled to occur at all times or not at all.

The CHGST pin should be protected from possible negative voltage inputs that may occur if connected to a charger with the CHG FET open.




图 15. Example Parallel (Split) Power Path FET Configuration Using CHGST Pin

### 9.1.6.3 Separate CHG(-) and DSG(-) Return Paths With DSG FET Only

In this configuration, no charge-control FET is implemented. As a result, the bq77910A is unable to interrupt charge current when an overvoltage condition occurs. The suggested method to stop the charger in an overvoltage event is to use the thermistor signal to indicate a fault condition. The system should configure the OV\_TS\_CTRL bit high, so that when an overvoltage occurs, the charger detects that an overtemperature condition has occurred, and halts charging. (See the [OV\\_TS\\_CTRL \(EEPROM Bit\) Interface](#) section.)




图 16. Example Split Power Path With No Charge FET Using the CHGST Pin

#### 9.1.6.4 Common Return Path With No FETs

If no internal FETs are implemented inside the battery pack, the only means of protection available is for the bq77910A control signals to be used as signals to the external device (tool or charger). These signals must be used by the external equipment to control the interruption of current flow in case of a fault condition. When no charge FET is implemented, the CHGST signal interface must be used to indicate to the battery pack that a charger has been connected.

In this configuration, an overvoltage fault is distinguished from an undervoltage fault by observing that during an overvoltage fault only the DSG control switches low, while during an undervoltage fault, both the DSG and CHG controls switch low.

If the OCD/SCD/SCC (overcurrent/short-circuit) protections are used in this configuration, the part cannot interrupt current flow. The fault detection *auto-recovers* because the DPCKN pin is seen at ground potential (which is the normal indication that the external load has been disconnected). The system may cycle into and out of fault protection mode depending on external conditions, so the host-equipment designer should be aware of this potential situation.






图 17. Single Power Path, No FETs

#### 9.1.6.5 4- to 10-Series Cell Configuration

All cell input pins of the device are used for a 10-cell battery pack application. The bq77910A supports pack configurations ranging from 4- to 10-series cells. If fewer than 10 cells are used in an application, all unused VC<sub>x</sub> cell input pins should be tied together and pulled up to the most-positive cell input. Pullup resistance value is not critical; a 100 Ω–1000-Ω value is suggested. An example for a 5-cell application is shown here. Cell configuration is programmable by EEPROM, using the SYS\_CFG register bits CNF[2:0].




图 18. Unused  $V_{CELLx}$  Pin Configuration

### 9.1.7 Delay Time Zero

The ZEDE pin enables the EEPROM-programmed detection-delay times when connected to VSS (normal operation). A strong pulldown to VSS is recommended to prevent external circuit noise from causing ZEDE to go high. The detection delay time is set to minimum when this pin is connected to VREG. This is used in battery manufacturing test. When programming the EEPROM, this pin should be connected to VREG to enable the serial communication interface.

### 9.1.8 Ship-Mode Equivalent Functionality

Because the BMU is designed for standalone-mode operation, it does not incorporate a programmable-entry *ship mode*, which is intended for long-term storage of a battery pack after initial assembly.

The recommended method to allow an equivalent functionality is to cause the IC to enter into the low-power shutdown state with the LDO disabled. When the end-user first receives the battery and system, the pack must be (at least momentarily) inserted into a charger to wake up the BMU and allow normal operation. The following procedure can be used:

1. Simulate a fault condition by driving TS pin voltage  $< V_{TH\_SHORT}$  by either method:
  - (a) After pack assembly, connect the TS pin to VSS for  $> 8$  seconds, or
  - (b) Disable delay time (pull ZEDE to logic high) AND connect TS to VSS for  $> 1$  second.

2. As shown in the fault detection/recovery table, the device goes into low-power SHUTDOWN mode due to a perceived shorted-thermistor fault.

For battery packs that allow the TS pin signal to be brought to an external contact, the above procedure can be implemented after final pack mechanical assembly. Use of the TS pin to simulate a fault avoids the risks associated with forcing a momentary cell UV or *apparent* OCD/SCD/SCC condition after the pack has been fully or partially assembled.

### 9.1.9 Serial Communication Interface

#### 9.1.9.1 Device Addressing and Protocol Overview


The bq77910A uses a subset of the I<sup>2</sup>C communication protocol to allow programming and test of internal registers. The data is clocked via separate data (SDATA) and clock (SCLK) pins. The bq77910A acts as a slave device and does not generate clock pulses; it must be addressed and controlled from an external I<sup>2</sup>C bus master device. The slave address for the bq77910A has a 7-bit value of 0010 000.

The bq77910A communications protocol varies from the full I<sup>2</sup>C standard as follows:

- The bq77910A is always regarded as a slave.
- The bq77910A does not support the general code of the I<sup>2</sup>C specification.
- The bq77910A does not support address auto-increment, which allows continuous reading and writing.
- The bq77910A allows data to be written or read from the same location without re-sending the location address.


	I <sup>2</sup> C Address +R/W bit							(LSB)
	(MSB)	I <sup>2</sup> C Address					(LSB)	
Write	0	0	1	0	0	0	0	0
Read	0	0	1	0	0	0	0	1

#### 9.1.10 Bus Write Command to bq77910A




Note: Slave = bq77910A

#### 9.1.11 Bus Read Command from bq77910A (Protocol A)



Note: SLAVE = bq77910A

#### 9.1.12 Bus Read Command from bq77910A (Protocol B)



Note: Slave = bq77910A

## 10 器件和文档支持

### 10.1 文档支持

#### 10.1.1 相关文档

如需相关文档，请参见《[bq77910A 评估模块用户指南](#)》(SLUU855)。

### 10.2 商标

### 10.3 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 10.4 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 11 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ77910ADBT	NRND	TSSOP	DBT	38	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ77910A	
BQ77910ADBTR	NRND	TSSOP	DBT	38	2000	RoHS & Green	Call TI   NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ77910A	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ77910ADBTR	TSSOP	DBT	38	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ77910ADBTR	TSSOP	DBT	38	2000	350.0	350.0	43.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
BQ77910ADB	DBT	TSSOP	38	50	530	10.2	3600	3.5




# PACKAGE OUTLINE

**DBT0038A**

**TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



4220221/A 05/2020

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.

# EXAMPLE BOARD LAYOUT

DBT0038A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



4220221/A 05/2020

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBT0038A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2022，德州仪器 (TI) 公司