



Now



Reference Support & Community Design



TPS74401

ZHCSAL3R - DECEMBER 2005 - REVISED APRIL 2017

TPS74401 具有可编程软启动功能的 3.0A Ultra-LDO

特性 1

- 输入电压范围: 1.1V 至 5.5V
- 软启动 (SS) 引脚可借助由外部电容器设置的斜坡 时间实现线性启动
- 线路、负载和温度上精度 1%
- 借助外部偏置电源可支持低至 0.9V 的输入电压 .
- 可调节输出电压范围: 0.8V 至 3.6V •
- 超低压降: 3.0A 时为 115mV (典型值)
- 搭配使用任意输出电容或不使用输出电容时均可保 持稳定
- 出色的瞬态响应
- 漏极开路电源正常输出(仅限 VQFN)
- 封装: 5mm × 5mm × 1mm VQFN (RGW), 3.5mm × 3.5mm VQFN (RGR) 和 DDPAK
- 2 应用
- **FPGA**应用 •
- DSP 内核以及 I/O 电压
- 后置稳压 应用
- 具有特殊的 启动时间或排序要求的应用
- 热插拔和浪涌控制

3 说明

TPS74401 低压降 (LDO) 线性稳压器提供了一套面向 多种应用的易用稳健型电源管理 解决方案。用户可编 程的软启动功能可降低器件启动时的电容浪涌电流,从 而以最大限度减小输入电源的应力。软启动具有单调 性,非常适合为各类处理器和专用集成电路 (ASIC)供 电。借助使能输入和电源正常输出,可通过外部稳压器 轻松实现上电排序。凭借全方位的灵活性,用户可为现 场可编程门阵列 (FPGA)、数字信号处理器 (DSP) 等 具有特殊启动要求的应用配置出一套可满足其 排序要 求的 解决方案。


该器件还具有高精度的参考电压电路和误差放大器,可 在整个负载、线路、温度和过程范围内提供 1% 精 度。TPS74401 系列 LDO 在不使用输出电容或搭配使 用陶瓷输出电容时都可以稳定运行。该器件系列的额定 工作温度范围为 T」= -40℃ 至 125℃。 TPS74401 可 提供两种 20 引脚小型 VQFN 封装(一个 5mm × 5mm RGW 和一个

3.5mm × 3.5mm RGR 封装),因此总体解决方案尺 寸高度紧凑。对于 要求 额外功率耗散的应用,还提供 了 DDPAK (KTW) 封装。

器件信息(1)

器件型号	封装	封装尺寸(标称值)		
	TO-263 (7)	10.10mm x 8.89mm		
TPS74401	VQFN, RGW (20)	5.00mm × 5.00mm		
	VQFN, RGR (20)	3.50mm x 3.50mm		

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。



导通响应

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

1	特性	i 1
2	应用	l 1
3	说明	l
4		历史记录
5		Configuration and Functions5
6	Spe	cifications6
	6.1	Absolute Maximum Ratings 6
	6.2	ESD Ratings6
	6.3	Recommended Operating Conditions 6
	6.4	Thermal Information7
	6.5	Electrical Characteristics7
	6.6	Timing Requirements8
	6.7	Typical Characteristics9
7	Deta	ailed Description 14
	7.1	Overview 14
	7.2	Functional Block Diagram 14
	7.3	Feature Description 14
	7.4	Device Functional Modes 15
	7.5	Programming 16

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision Q (April 2015) to Revision R

•	已添加 在文档中增加了 RGR 封装	. 1
•	已更改 通篇将 TPS744xx 更改为 TPS74401	. 1
•	已更改 封装 特性 要点	. 1
•	已更改 对 说明 部分的第二段进行了更改:增加了 RGR 封装,更改了第二句到最后一句	. 1
•	已删除 <i>典型应用电路</i> 方框图的固定电压版本	. 1
•	Added RGR package to Pin Configuration and Functions section	. 5
•	Changed FB/SNS to FB in both pin out drawings, deleted TPS744xx from VQFN package	. 5
•	Changed Surface Mount to Top View in KTW pin out drawing	. 5
•	Changed input capacitor to bias capacitor in BIAS pin description	. 5
•	Deleted (adjustable version only) from description of FB pin in Pin Functions table	. 5
•	Changed I/O column value to — from O for NC pins of Pin Functions table	. 5
•	Deleted SNS pin from Pin Functions table	. 5
•	Added RGR package to Thermal Information table	. 7
•	Deleted (adjustable version) from V _{REF} parameter name in <i>Electrical Characteristics</i> table	. 7
•	Deleted SNS pin reference from I _{FB} , I _{SNS} parameter: changed symbol from <i>I_{FB}</i> , <i>I_{SNS}</i> to <i>I_{FB}</i> , deleted <i>sense</i> from parameter name	. 7
•	Deleted adjustable from footnote 1 and deleted I _{SNS} from footnote 4 of Electrical Characteristics table	
•	Changed conditions of R ₁ , R ₂ in <i>Noise Spectral Density</i> figure	
•	Deleted Fixed Voltage Versions figure from Functional Block Diagram section	14
•	Changed first paragraph of Application Information section: deleted and tracking capabilities from first sentence and changed very low input and output voltages to very low output voltages with low V_{IN} to V_{OUT} headroom in last sentence	18
•	Changed title of first typical application from Adjustable Voltage Part and Setting to Setting the TPS74401	20
•	Deleted reference to adjustable version in first sentence and <i>Typical Application Circuit for the TPS74401</i> figure in first typical application section	20
•	Changed Because $V_{IN} \ge V_{OUT} + 1.62$ V to Because V_{IN} is less than V_{OUT} plus the V_{BIAS} dropout and $V_{BIAS} = V_{IN}$ to	



www.ti.com.cn

Page

8	Appl	ication and Implementation	18
	8.1	Application Information	. 18
	8.2	Typical Applications	. 20
9	Powe	er Supply Recommendations	24
10	Layo	out	25
	10.1	Layout Guidelines	. 25
	10.2	Layout Example	. 25
	10.3	Power Dissipation	. 25
	10.4	Thermal Considerations	. 26
11	器件	和文档支持	29
	11.1	器件支持	. 29
	11.2	文档支持	. 29
	11.3	接收文档更新通知	. 29
	11.4	社区资源	. 29
	11.5	商标	. 29
	11.6	静电放电警告	. 29
	11.7	Glossary	. 29
12	机械	、封装和可订购信息	30

目录



修订历史记录 (接下页)

	V _{BIAS} = V _{OUT} in last paragraph of <i>Detailed Design Procedure</i> in first typical application section	21
•	Deleted Fixed Voltage and Sense Pin section	23
•	Deleted BIAS recommendation from Layout Guidelines section	25
•	Changed RGW Package to VQFN Packages in caption of Layout Schematic figure	25
•	Added RGR package to VQFN description in Power Dissipation section	26
•	Added RGR package to Thermal Considerations section	27

Changes from Revision P (January 2015) to Revision Q

•	通篇将 QFN 更改为 VQFN	. 1
•	通篇将 TPS744xx 更改为 TPS74401	. 1
•	删除了固定输出电压 特性 要点	. 1
•	Changed V _{BIAS} minimum value in Recommended Operating Conditions table	6
•	Changed footnote 1 for Recommended Operating Conditions table	. 6
•	Added second row to V _{OUT} accuracy parameter	. 7
•	Added last four rows to V _{DO} , V _{BIAS} dropout voltage parameter	. 7
•	Added Timing Requirements table	. 8
•	Added Device Functional Modes section	
•	Changed third paragraph of <i>Dropout Voltage</i>	19
•	Changed first sentence of Without an Auxiliary Bias section	24
•	Changed Power Dissipation section location; moved to after Layout Example section	
•	已添加开发支持部分	29
•	己添加 相关文档部分增加了有关参考设计 TIDU421 和用户指南 SLVU143 的信息	29

Changes from Revision O (March 2013) to Revision P

•	己删除 特性列表中的高电平有效使能项目	. 1
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 6
•	Changed footnote 3c for Thermal Information table	. 7
•	Changed y-axis in Figure 1, Figure 2, Figure 4, and Figure 7 from abbreviation (I _{OUT}) to text (Output Current)	. 9
•	Added "V" to V _{IN} = 1.8 V condition in Figure 9, Figure 10, and Figure 11	. 9
•	y-axis and graph title in Figure 15 from abbreviation (I _{OUT}) to text (Output Current)	10
•	Changed Figure 25; made V _{OUT} trace red to show data trend separation	12
•	Changed Overview section text	14
•	Changed second paragraph of <i>Dropout Voltage</i>	19
•	Changed Figure 27; updated equation in figure	20

Changes from Revision N (December 2012) to Revision O

•	Changed RGW and KTW values in Thermal Information table	7
---	---	---

Changes from Revision M (November 2010) to Revision N

Page

Page

Page

Page



Page

Changes from Revision L (August, 2010) to Revision M				
•	Corrected equation for Table 2	17		


Changes from Revision K (December, 2009) to Revision L


•	Replaced the Dissipation Ratings table with the Thermal Information table
•	Revised Layout Recommendations and Power Dissipation section
•	Revised Thermal Considerations section



5 Pin Configuration and Functions







Pin Functions

PIN					
NAME KTW RGR		I/O	DESCRIPTION		
BIAS	6	10	Ι	Bias input voltage for error amplifier, reference, and internal control circuits. A 1-μF or larger bias capacitor is recommended for optimal performance. If IN is connected to BIAS, use a 4.7 μF or larger capacitor.	
EN	7	11	Ι	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.	
FB	2	16	Ι	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating.	
GND	4	12		Ground	
IN	5	5–8	I	Unregulated input to the device. An input capacitor of 1 μ F or greater is recommended for optimal performance.	
NC	N/A	2–4, 13, 14, 17	—	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.	
OUT	3	1, 18–20	0	Regulated output voltage. No capacitor is required on this pin for stability, but is recommended for optimal performance.	
PAD/TAB	—	_	_	Must be soldered to the ground plane for increased thermal performance. Internally connected to ground.	
PG	N/A	9	0	Power-good (PG) is an open-drain, active-high output that indicates the status of V _{OUT} . When V _{OUT} exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V _{OUT} is below this threshold, the pin is driven to a low-impedance state. Connect a pullup resistor from 10 k Ω to 1 M Ω from this pin to a supply up to 5.5 V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.	
SS 1 15		_	Soft-start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 100 μ s.		

Specifications 6

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{IN}, V_{BIAS}	Input voltage	-0.3	6	V
V _{EN}	Enable voltage	-0.3	6	V
V _{PG}	Power-good voltage	-0.3	6	V
I _{PG}	PG sink current	0	1.5	mA
V _{SS}	SS pin voltage	-0.3	6	V
V _{FB}	Feedback pin voltage	-0.3	6	V
V _{OUT}	Output voltage	-0.3	V _{IN} + 0.3	V
I _{OUT}	Maximum output current	Interna	Illy limited	
	Output short-circuit duration	Ind	efinite	
P _{DISS}	Continuous total power dissipation	See Therm	al Information	
TJ	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	M
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (1)

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (2)

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{IN}	Input supply voltage range	1.1	5.5	V
V _{EN}	Enable supply voltage range	0	5.5	V
V _{BIAS} ⁽¹⁾	BIAS supply voltage range	V _{OUT} + V _{DO} (V _{BIAS})	5.5	V
I _{OUT}	Output current	0	3	А
C _{OUT}	Output capacitor	0		μF
C _{IN} ⁽²⁾	Input capacitor	1		μF
C _{BIAS}	Bias capacitor	1		μF
TJ	Operating junction temperature	-40	125	°C

(1) BIAS supply is required when V_{IN} is below $V_{OUT} + V_{DO}$ (V_{BIAS}). (2) If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for the supply is 4.7 μ F.

6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾⁽²⁾	RGW (VQFN)	RGR (VQFN)	KTW (DDPAK)	UNIT
		20 PINS	20 PINS	7 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	35.4	39.1	26.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	32.4	29.3	41.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.7	10.2	12.5	°C/W
ΨJT	Junction-to-top characterization parameter	0.4	0.4	4.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.8	10.1	7.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	3.9	2.0	0.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

(3) Thermal data for the RGW, RGR, and KTW packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:

(a) i. RGW and RGR: The exposed pad is connected to the PCB ground layer through a 4x4 thermal via array.

ii. KTW: The exposed pad is connected to the PCB ground layer through a 6x6 thermal via array.

(b) Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.

(c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area. To understand the effects of the copper area on thermal performance, refer to the *Thermal Considerations* section.

6.5 Electrical Characteristics

At $V_{EN} = 1.1 \text{ V}$, $V_{IN} = V_{OUT} + 0.3 \text{ V}$, $C_{IN} = C_{BIAS} = 0.1 \mu\text{F}$, $C_{OUT} = 10 \mu\text{F}$, $I_{OUT} = 50 \text{ mA}$, $V_{BIAS} = 5.0 \text{ V}$, and $T_J = -40^{\circ}\text{C}$ to 125°C , unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage range		V _{OUT} + V _{DO}		5.5	V	
V _{BIAS}	Bias pin voltage range		2.375		5.25	V	
V _{REF}	Internal reference	$T_J = 25^{\circ}C$	0.796	0.8	0.804	V	
	Output voltage range	V _{IN} = 5 V, I _{OUT} = 1.5 A, V _{BIAS} = 5 V	V _{REF}		3.6	V	
V _{OUT}		$\begin{array}{l} 2.97 \; V \leq V_{\text{BIAS}} \leq 5.25 \; V, \; V_{\text{OUT}} + 1.62 \; V \leq V_{\text{BIAS}}, \\ 50 \; \text{mA} \leq I_{\text{OUT}} \leq 3.0 \; \text{A}^{(1)} \end{array}$	-1%	±0.2%	1%		
	Accuracy		-1%	±0.2%	1%		
A)/	Line regulation	$V_{OUT(nom)}$ + 0.3 ≤ V_{IN} ≤ 5.5 V, VQFN		0.0005	0.05	%/V	
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	$V_{OUT(nom)}$ + 0.3 ≤ V_{IN} ≤ 5.5 V, DDPAK	0.0005		0.06	70/ V	
	l	$0 \text{ mA} \le I_{OUT} \le 50 \text{ mA}$		0.013		%/mA	
$\Delta V_{OUT(\Delta IOUT)}$	_{OUT)} Load regulation	$50 \text{ mA} \le I_{\text{OUT}} \le 3.0 \text{ A}$		0.03		%/A	
) / deserve to a literary (3)	I _{OUT} = 3.0 A, V _{BIAS} − V _{OUT(nom)} ≥ 1.62 V, VQFN		115	195	mV	
	V _{IN} dropout voltage ⁽³⁾	$I_{OUT} = 3.0 \text{ A}, V_{BIAS} - V_{OUT(nom)} \ge 1.62 \text{ V}, DDPAK$		120	240	mv	
		$I_{OUT} = 3.0 \text{ A}, V_{IN} = V_{BIAS}$			1.62		
V _{DO}		I _{OUT} = 3.0 A			1.62		
	V _{BIAS} dropout voltage ⁽³⁾	I _{OUT} = 1.0 A			1.35	V	
		I _{OUT} = 500 mA			1.27		
		I _{OUT} = 100 mA			1.16		
		$V_{OUT} = 80\% \times V_{OUT(nom)}, VQFN$	3.8		6.0		
I _{CL}	Current limit	$V_{OUT} = 80\% \times V_{OUT(nom)}, DDPAK$	3.5		6.0	A	
I _{BIAS}	Bias pin current	I _{OUT} = 0 mA to 3.0 A		2	4	mA	
I _{SHDN}	Shutdown supply current (VIN)	V _{EN} ≤ 0.4 V		1	100	μA	
I _{FB}	Feedback pin current ⁽⁴⁾	I _{OUT} = 50 mA to 3.0 A	-250	95	250	nA	

(1) Devices tested at 0.8 V; external resistor tolerance is not taken into account.

(2) V_{OUT} is set to 1.5 V to avoid minimum V_{BIAS} restrictions.

(3) Dropout is defined as the voltage from the input to V_{OUT} when V_{OUT} is 2% below nominal.

(4) I_{FB} current flow is out of the device.



Electrical Characteristics (continued)

At V_{EN} = 1.1 V, V_{IN} = V_{OUT} + 0.3 V, C_{IN} = C_{BIAS} = 0.1 μ F, C_{OUT} = 10 μ F, I_{OUT} = 50 mA, V_{BIAS} = 5.0 V, and T_J = -40°C to 125°C, unless otherwise noted. Typical values are at T_J = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
	Power-supply rejection	1 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		73		dB	
PSRR ⁽⁵⁾	(V _{IN} to V _{OUT})	800 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		42		aв	
PORK	Power-supply rejection	1 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		62		dB	
	(V _{BIAS} to V _{OUT})	800 kHz, I _{OUT} = 1.5 A, V _{IN} = 1.8 V, V _{OUT} = 1.5 V		50		aв	
Vn	Output noise voltage	100 Hz to 100 kHz, I_{OUT} = 1.5 A, C_{SS} = 0.001 μ F		16 × V _{OUT}		μV_{RMS}	
V _{TRAN}	%V _{OUT} droop during load transient	I_{OUT} = 100 mA to 3.0 A at 1 A/µs, C _{OUT} = 0 µF		4		%V _{OUT}	
I _{SS}	Soft-start charging current	V _{SS} = 0.4 V	0.5	0.73	1	μA	
$V_{\text{EN(high)}}$	Enable input high level		1.1		5.5	V	
V _{EN(low)}	Enable input low level		0		0.4	V	
V _{EN(hys)}	Enable pin hysteresis			50		mV	
I _{EN}	Enable pin current	V _{EN} = 5 V		0.1	1	μA	
VIT	PG trip threshold	V _{OUT} decreasing	86.5	90	93.5	%V _{OUT}	
V _{HYS}	PG trip hysteresis			3		%V _{OUT}	
V _{PG(low)}	PG output low voltage	$I_{PG} = 1 \text{ mA (sinking)}, V_{OUT} < V_{IT}$			0.3	V	
I _{PG(lkg)}	PG leakage current	$V_{PG} = 5.25 \text{ V}, V_{OUT} > V_{IT}$		0.03	1	μA	
TJ	Operating junction temperature		-40		125	°C	
-	Thermal chutdown temperature	Shutdown, temperature increasing		155		*0	
T _{SD}	Thermal shutdown temperature	Reset, temperature decreasing	140			°C	

(5) See Figure 8 to Figure 11 for PSRR at different conditions.

6.6 Timing Requirements


At $V_{EN} = 1.1 \text{ V}$, $V_{IN} = V_{OUT} + 0.3 \text{ V}$, $C_{IN} = C_{BIAS} = 0.1 \mu\text{F}$, $C_{OUT} = 10 \mu\text{F}$, $I_{OUT} = 50 \text{ mA}$, $V_{BIAS} = 5.0 \text{ V}$, and $T_J = -40^{\circ}\text{C}$ to 125°C , unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$.

		MIN	NOM	MAX	UNIT
t _{STR}	Minimum startup time (I_{OUT} = 1.5 A, C_{SS} = open)		100		μS
V _{EN(dg)}	Enable pin de-glitch time		20		μS



6.7 Typical Characteristics

At $T_J = 25^{\circ}$ C, $V_{OUT} = 1.5$ V, $V_{IN} = V_{OUT(nom)} + 0.3$ V, $V_{BIAS} = 3.3$ V, $I_{OUT} = 50$ mA, $C_{IN} = 1$ μ F, $C_{BIAS} = 1$ μ F, $C_{SS} = 0.01$ μ F, and $C_{OUT} = 10$ μ F, unless otherwise noted.






TPS74401 ZHCSAL3R – DECEMBER 2005 – REVISED APRIL 2017

www.ti.com.cn

Typical Characteristics (continued)


At $T_J = 25^{\circ}C$, $V_{OUT} = 1.5$ V, $V_{IN} = V_{OUT(nom)} + 0.3$ V, $V_{BIAS} = 3.3$ V, $I_{OUT} = 50$ mA, $C_{IN} = 1$ μ F, $C_{BIAS} = 1$ μ F, $C_{SS} = 0.01$ μ F, and $C_{OUT} = 10$ μ F, unless otherwise noted.





Typical Characteristics (continued)

At $T_J = 25^{\circ}C$, $V_{OUT} = 1.5$ V, $V_{IN} = V_{OUT(nom)} + 0.3$ V, $V_{BIAS} = 3.3$ V, $I_{OUT} = 50$ mA, $C_{IN} = 1$ μ F, $C_{BIAS} = 1$ μ F, $C_{SS} = 0.01$ μ F, and $C_{OUT} = 10$ μ F, unless otherwise noted.






TPS74401 ZHCSAL3R – DECEMBER 2005 – REVISED APRIL 2017

www.ti.com.cn

Typical Characteristics (continued)


At $T_J = 25^{\circ}C$, $V_{OUT} = 1.5$ V, $V_{IN} = V_{OUT(nom)} + 0.3$ V, $V_{BIAS} = 3.3$ V, $I_{OUT} = 50$ mA, $C_{IN} = 1$ μ F, $C_{BIAS} = 1$ μ F, $C_{SS} = 0.01$ μ F, and $C_{OUT} = 10$ μ F, unless otherwise noted.





Typical Characteristics (continued)

At $T_J = 25^{\circ}C$, $V_{OUT} = 1.5$ V, $V_{IN} = V_{OUT(nom)} + 0.3$ V, $V_{BIAS} = 3.3$ V, $I_{OUT} = 50$ mA, $C_{IN} = 1$ μ F, $C_{BIAS} = 1$ μ F, $C_{SS} = 0.01$ μ F, and $C_{OUT} = 10$ μ F, unless otherwise noted.






7 Detailed Description

7.1 Overview

The TPS74401 family of low-dropout regulators (LDOs) incorporates many features to ensure a wide range of uses. Hysteresis and de-glitch on the EN input improve the ability to sequence multiple devices without worrying about false start-up. The soft-start is fully programmable and allows the user to control the startup time of the LDO output. Hysteresis is also available on the PG comparator to ensure no false PG signals. The TPS74401 family of LDOs is ideal for FPGAs, DSPs, and any other device that requires linear supply and sequencing.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable, Shutdown

The enable (EN) pin is active high and compatible with standard digital signaling levels. V_{EN} lower than 0.4 V turns the regulator off, whereas V_{EN} above 1.1 V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and de-glitching for use with relatively slow-ramping analog signals. This configuration allows the TPS74401 to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50 mV of hysteresis and a de-glitch circuit to help avoid on-off cycling resulting from small glitches in the V_{EN} signal.

The enable threshold is typically 0.8 V and varies with temperature and process variations. Temperature variation is approximately -1 mV/°C; therefore, process variation accounts for most of the variation in the enable threshold. If precise turn-on timing is required, use a fast rise-time signal to enable the TPS74401.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, connect EN as close as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.



Feature Description (continued)

7.3.2 Power-Good (VQFN Package Only)

The power-good (PG) pin is an open-drain output and can be connected to any 5.5 V or lower rail through an external pullup resistor. This pin requires at least 1.1 V on V_{BIAS} in order to have a valid output. The PG output is high-impedance when V_{OUT} is greater than (V_{IT} + V_{HYS}). If V_{OUT} drops below V_{IT} or if V_{BIAS} drops below 1.9 V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of the PG pin sink current is up to 1 mA, thus the pullup resistor for PG must be in the range of 10 k Ω to 1 M Ω . PG is only provided on the VQFN package. If output voltage monitoring is not needed, the PG pin can be left floating.

7.3.3 Internal Current Limit

The TPS74401 features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 3.5 A and maintain regulation. The current limit responds in approximately 10 μ s to reduce the current during a short-circuit fault. Recovery from a short-circuit condition is well-controlled and results in very little output overshoot when the load is removed. See Figure 25 in the *Typical Characteristics* section for short-circuit recovery performance.

The internal current limit protection circuitry of the TPS74401 is designed to protect against overload conditions. This circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS74401 above the rated current degrades device reliability.

7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 155°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit can cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, trigger thermal protection at least 30°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS74401 is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS74401 into thermal shutdown degrades device reliability.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage and bias voltage are both at least at the respective minimum specifications.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.
- The device is not operating in dropout.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.



Device Functional Modes (continued)

7.4.3 Disabled

The device is disabled under the following conditions:

- · The input or bias voltages are below the respective minimum specifications.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

OPERATING MODE	PARAMETER									
OPERATING MODE	V _{IN}	V _{EN}	V _{BIAS}	I _{оит}	TJ					
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} \ge V_{OUT} + 1.62 V$	$I_{OUT} < I_{CL}$	T _J < 125°C					
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO} (V_{IN})$	$V_{EN} > V_{EN(high)}$	V _{BIAS} < V _{OUT} + 1.62 V	—	T _J < 125°C					
Disabled mode (any true condition disables the device)	V _{IN} < V _{IN(min)}	V _{EN} < V _{EN(low)}	V _{BIAS} < V _{BIAS(min)}	_	T _J > 155°C					

Table 1. Device Functional Mode Comparison

7.5 Programming

7.5.1 Programmable Soft-Start

The TPS74401 features a programmable, monotonic, voltage-controlled soft-start that is set with an external capacitor (C_{SS}). This feature is important for many applications to eliminate power-up initialization problems when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transients to the input power bus.

To achieve a linear and monotonic soft-start, the TPS74401 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time depends on the soft-start charging current (I_{SS}), the soft-start capacitance (C_{SS}), and the internal reference voltage (V_{REF}), and can be calculated using Equation 1:

$$t_{SS} = \frac{\left(V_{REF} \times C_{SS}\right)}{I_{SS}}$$
(1)

If large output capacitors are used, the device current limit (I_{CL}) and the output capacitor can set the start-up time. In this case, the start-up time is given by Equation 2:

$$t_{\text{SSCL}} = \frac{(V_{\text{OUT(nom)}} \times C_{\text{OUT}})}{I_{\text{CL(min)}}}$$

where

- V_{OUT(nom)} is the nominal set output voltage as set by the user,
- C_{OUT} is the output capacitance,
- and I_{CL(min)} is the minimum current limit for the device.

In applications where monotonic startup is required, the soft-start time given by Equation 1 must be set to be greater than Equation 2.

(2)



Programming (continued)

The maximum recommended soft-start capacitor is 0.015 µF. Larger soft-start capacitors can be used and do not damage the device; however, the soft-start capacitor discharge circuit may not be able to fully discharge the softstart capacitor when re-enabled. Soft-start capacitors larger than 0.015 µF can be a problem in applications where the user must rapidly pulse the enable pin and also require the device to soft-start from ground. C_{SS} must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. Table 2 lists suggested soft-start capacitor values.

C _{SS}	SOFT-START TIME
Open	0.1 ms
470 pF	0.5 ms
1000 pF	1 ms
4700 pF	5 ms
0.01 µF	10 ms
0.015 μF	16 ms

Table 2. Standard Capacitor Values for Programming the Soft-Start Time⁽¹⁾

(1)
$$t_{SS}(s) = \frac{V_{REF} \times C_{SS}}{I_{SS}} = \frac{0.8V \times C_{SS}(F)}{0.73\mu A}$$
 where $t_{SS}(s)$ = soft-start time

where t_{SS}(s) = soft-start time in seconds.

7.5.2 Sequencing Requirements

The device can have V_{IN} , V_{BIAS} , and V_{EN} sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after V_{IN} and V_{BIAS} are present is preferred, and can be accomplished using a digital output from a processor or supply supervisor. An analog signal from an external RC circuit, as shown in Figure 26, can also be used as long as the delay time is long enough for V_{IN} and V_{BIAS} to be present.




Figure 26. Soft-Start Delay Using an RC Circuit on Enable

If a signal is not available to enable the device after IN and BIAS, simply connecting EN to IN is acceptable for most applications as long as VIN is greater than 1.1 V and the ramp rate of VIN and VBIAS is faster the set softstart ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output tracks the slower supply less the dropout voltage until the set output voltage is reached. If EN is connected to BIAS, the device soft-starts as programmed, provided that VIN is present before VBIAS. If VBIAS and VEN are present before V_{IN} is applied and the set soft-start time has expired, then V_{OUT} tracks V_{IN} .



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS74401 belongs to a family of ultra-low dropout regulators that feature soft-start. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low output voltages with low V_{IN} to V_{OUT} headroom.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little affect on loop stability. This architecture allows the TPS74401 to be stable with any or even no output capacitor. Transient response is also superior to PMOS topologies, particularly for low V_{IN} applications.

The TPS74401 features a programmable, voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits startup inrush currents that can be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and de-glitch allows slow-ramping signals to be used for sequencing the device. The low V_{IN} and V_{OUT} capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor intensive systems.

8.1.1 Input, Output, and Bias Capacitor Requirements

The TPS74401 does not require any output capacitor for stability. If an output capacitor is needed, the device is designed to be stable for all available types and values of output capacitance. The device is also stable with multiple capacitors in parallel, of any type or value. This flexibility is a result of an innovative control loop that ensures the device is stable independent of the output capacitance.

The capacitance required on the IN and BIAS pins strongly depends on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for V_{IN} and V_{BIAS} is 1 μ F. If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for V_{BIAS} is 4.7 μ F. Use good quality, low-ESR capacitors on the input; ceramic X5R and X7R capacitors are preferred. Place these capacitors as close to the pins as possible for optimum performance and to help ensure stability.

8.1.2 Transient Response

The TPS74401 is designed to have transient response within 5% for most applications without an output capacitor. In some cases, the transient response can be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300 mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient at the expense of a slightly longer V_{OUT} recovery time; see Figure 20 in the *Typical Characteristics* section. Because the TPS74401 is stable without an output capacitor, many applications can allow for little or no capacitance at the LDO output. For these applications, local bypass capacitance for the device under power can be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive, high-value capacitors at the LDO output.



Application Information (continued)

8.1.3 Dropout Voltage

The TPS74401 offers industry-leading dropout performance, making the device well-suited for high-current, low V_{IN} and low V_{OUT} applications. The extremely low dropout of the TPS74401 also allows the device to be used in place of a dc/dc converter and also achieve good efficiencies. Equation 3 provides a quick estimate of the efficiencies.

Efficiency
$$\approx \frac{V_{OUT} \times I_{OUT}}{\left[V_{IN} \times (I_{IN} + I_{Q})\right]} \approx \frac{V_{OUT}}{V_{IN}} \text{ at } I_{OUT} >> I_{Q}$$
(3)

This efficiency allows users to redesign the power architecture for their applications to achieve the smallest, simplest, and lowest cost solution.

There are two different specifications for dropout voltage with the TPS74401. The first specification (see Figure 38) is referred to as V_{IN} *Dropout* and is for users who wish to apply an external bias voltage to achieve low dropout. This specification assumes that V_{BIAS} is at least 1.62 V above V_{OUT} ; for example, when V_{BIAS} is powered by a 3.3-V rail with 5% tolerance and with $V_{OUT} = 1.5$ V. If V_{BIAS} is higher than (3.3 V × 0.95) or V_{OUT} is less than 1.5 V, V_{IN} dropout is less than specified.

The second specification (see Figure 39) is referred to as V_{BIAS} *Dropout* and is for users who wish to have V_{BIAS} < V_{IN} + 1.62 V. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because V_{BIAS} provides the gate drive to the pass FET and therefore must be greater than $V_{OUT} + V_{DO}$ (V_{BIAS}). Because of this usage, IN and BIAS tied together easily consume excessive power. Pay attention and do not exceed the power rating of the IC package.

8.1.4 Output Noise

The TPS74401 provides low output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a 0.001- μ F soft-start capacitor, the output noise is reduced by half and is typically 19 μ V_{RMS} for a 1.2-V output (100 Hz to 100 kHz). Noise is a function of the set output voltage because most of the output noise is generated by the internal reference. The RMS noise with a 0.001- μ F soft-start capacitor is given in Equation 4.

$$V_{N}(\mu V_{RMS}) = 16 \left(\frac{\mu V_{RMS}}{V}\right) \times V_{OUT}(V)$$
(4)

The low output noise of the TPS74401 makes the device a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

8.2 Typical Applications

8.2.1 Setting the TPS74401

Figure 27 shows a typical application circuit for the TPS74401.

 R_1 and R_2 can be calculated for any output voltage using the formula shown in Figure 27. Table 3 lists sample resistor values of common output voltages. In order to achieve the maximum accuracy specifications, R_2 must be $\leq 4.99 \text{ k}\Omega$.




Figure 27. Typical Application Circuit for the TPS74401

R ₁ (kΩ)	R ₂ (kΩ)	V _{OUT} (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1.0
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

Table 3. Standard 1% Resistor Values for Programming the Output Voltage⁽¹⁾

(1) $V_{OUT} = 0.8 \times (1 + R_1 / R_2).$

NOTE

When V_{BIAS} and V_{EN} are present and V_{IN} is not supplied, this device outputs approximately 50 μ A of current from OUT. Although this condition does not cause any damage to the device, the output current can charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10 k Ω .



8.2.1.1 Design Requirements

The design goals are $V_{IN} = 1.8 \text{ V}$, $V_{OUT} = 1.5 \text{ V}$, and $I_{OUT} = 2 \text{ A}$ max. The design optimizes transient response while meeting a 1-ms startup time with a startup dominated by the soft-start feature. The input supply comes from a supply on the same circuit board. The available system rails for V_{BIAS} are 2.7 V, 3.3 V, and 5 V.

The design space consists of C_{IN}, C_{OUT}, C_{BIAS}, C_{SS}, V_{BIAS}, R₁, R₂, and R₃, and the circuit is from Figure 27.

This example uses a V_{IN} of 1.8 V, with a V_{BIAS} of 2.5 V.

8.2.1.2 Detailed Design Procedure

The first step for this design is to examine the maximum load current along with the input and output voltage requirements, to determine if the device thermal and dropout voltage requirements can be met. At 3 A, the input dropout voltage of the TPS74401 family is a maximum of 240 mV over temperature. As a result, the dropout headroom is sufficient for operation over both input and output voltage accuracy.


The maximum power dissipated in the linear regulator is the maximum voltage dropped across the pass element from the input to the output multiplied by the maximum load current. In this example, the maximum voltage drop across in the pass element is (1.8 V - 1.5 V), giving a $V_{DROP} = 300 \text{ mV}$. The power dissipated can than be estimated by the equation $P_{DISS} = I_{L(max)} \times V_{DROP} = ~600 \text{ mW}$. This calculation gives an efficiency of nearly 83.3% by using Equation 3.

When the power dissipated in the linear regulator is known, the corresponding junction temperature increase can be calculated. To estimate the junction temperature increase above ambient, the power dissipated must be multiplied by the junction-to-ambient thermal resistance. For thermal resistance information, refer to the *Thermal Information* table. For this example, using the KTW package, the junction temperature rise is calculated to be 21.2°C. The maximum junction temperature increase is calculated by adding the junction temperature rise to the maximum ambient temperature. In this example, the maximum junction temperature is 46.2°C. Keep in mind that the junction temperature must be less than 125°C for reliable operation. Additional ground planes, added thermal vias, and air flow all help to improve the thermal transfer characteristics of the system.


The next step is to determine the bias voltage or if a separate source is needed for the bias voltage. Because V_{IN} is less than V_{OUT} plus the V_{BIAS} dropout, V_{BIAS} must be an independent supply. $V_{BIAS} = V_{OUT} + 1.62$ V = 3.12 V; the system has a 3.3-V rail to use for this supply and also to provide some limited headroom for V_{BIAS} . The 5-V rail is a better choice to improve the performance of the LDO, so the 5-V rail is used.



8.2.1.3 Application Curves







8.2.2 Using an Auxiliary Bias Rail

Figure 38 shows a typical application of the TPS74401 using an auxiliary bias rail. The auxiliary bias rail allows for the designer to specify the system to have a low V_{DO} . The bias rail supplies the error amplifier with a higher supply voltage, increasing the voltage that can be applied to the gate of the pass device.

 V_{BIAS} must be at least V_{OUT} + 1.62 V.




Figure 38. Typical Application of the TPS74401 Using an Auxiliary Bias Rail


ZHCSAL3R - DECEMBER 2005-REVISED APRIL 2017



8.2.3 Without an Auxiliary Bias

The TPS74401 family is capable of operating without a bias rail if $V_{IN} \ge V_{OUT} + V_{DO}$ (V_{BIAS}). Additional capacitance is advised for this scenario, with at least 4.7 µF of capacitance near the input pin. Figure 39 shows a typical application of the TPS74401 without an auxiliary bias.

If using the TPS74401 in this situation and under high load conditions, ensure that the printed circuit board (PCB) provides adequate thermal handling capabilities to keep the device in its recommended operating range. See the *Power Supply Recommendations* section for more information.





9 Power Supply Recommendations

The TPS74401 is designed to operate from an input voltage between 1.1 V to 5.5 V, provided the bias rail is at least 1.62 V higher than the input supply. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally.

Connect a low output impedance power supply directly to the IN pin of the TPS74401. This supply must have at least 1 μ F of capacitance near the IN pin for stability. A supply with similar requirements must also be connected directly to the bias rail with a separate 1 μ F or larger capacitor.

If the IN pin is tied to the bias pin, a minimum 4.7 µF of capacitance is needed for stability.

To increase the overall PSRR of the solution at higher frequencies, use a pi-filter or ferrite bead before the input capacitor.



10 Layout

10.1 Layout Guidelines

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, connect the capacitance on IN and BIAS as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, connect the top side of R_1 in Figure 27 as close as possible to the load. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turn-on response.

10.2 Layout Example




Figure 40. Layout Schematic (VQFN Packages)

10.3 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions, and can be calculated using Equation 5:

$$\mathbf{P}_{\mathrm{D}} = (\mathbf{V}_{\mathrm{IN}} - \mathbf{V}_{\mathrm{OUT}}) \times \mathbf{I}_{\mathrm{OUT}}$$

(5)




Power Dissipation (continued)

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VQFN (RGW, RGR) packages, the primary conduction path for heat is through the exposed pad to the PCB. The pad can be connected to ground or left floating; however, the pad must be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On the DDPAK (KTW) package, the primary conduction path for heat is through the tab to the PCB. Connect that tab to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be estimated using Equation 6:

$$\mathsf{R}_{\theta \mathsf{J}\mathsf{A}} = \frac{(+125^{\circ}\mathsf{C} - \mathsf{T}_{\mathsf{A}})}{\mathsf{P}_{\mathsf{D}}} \tag{6}$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 41.



Note: θ_{JA} value at board size of 9 in² (that is, 3 in x 3 in) is a JEDEC standard.

Figure 41. θ_{JA} versus Board Size

Figure 41 shows the variation of θ_{JA} as a function of ground plane copper area in the board. Figure 41 is intended only as a guideline to demonstrate the affects of heat spreading in the ground plane; do not use Figure 41 to estimate actual thermal performance in real application environments.

NOTE

When the device is mounted on an application PCB, TI strongly recommends using Ψ_{JT} and Ψ_{JB} , as explained in the section.

10.4 Thermal Considerations

A better method of estimating the thermal measure comes from using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in *Thermal Information*. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than $R_{\theta JA}$. The junction temperature can be estimated with the corresponding formulas given in Equation 7.

$$\Psi_{JT}: T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$$
$$\Psi_{JB}: T_{J} = T_{B} + \Psi_{JB} \bullet P_{D}$$

where

- P_D is the power dissipation shown by Equation 5,
- T_T is the temperature at the center-top of the IC package, and
- T_B is the PCB temperature measured 1 mm away from the IC package on the PCB surface (see Figure 42).




Thermal Considerations (continued)

NOTE

Both $T_{\rm T}$ and $T_{\rm B}$ can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the application note Using New Thermal Metrics (SBVA025), available for download at www.ti.com.



(a) Example RGW (QFN) Package Measurement

(b) Example KTW (DDPAK) Package Measurement

(1) T_T is measured at the center of both the X- and Y-dimensional axes.

(2) T_B is measured *below* the package lead on the PCB surface.



TEXAS INSTRUMENTS

www.ti.com.cn

Compared with θ_{JA} , the thermal metrics Ψ_{JT} and Ψ_{JB} are less independent of board size, but do have a small dependency on board size and layout. Figure 43 shows characteristic performance of Ψ_{JT} and Ψ_{JB} versus board size.

Referring to Figure 43, the RGW package thermal performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point symmetric to an IC center. In the KTW package, for example (see Figure 42), silicon is not beneath the measuring point of T_T which is the center of the X and Y dimension, so that Ψ_{JT} has a dependency. Also, because of that non-point symmetry, device heat distribution on the PCB is not point symmetric either, so that Ψ_{JB} has a greater dependency on board size and layout.




Figure 43. Ψ_{JT} and Ψ_{JB} versus Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, refer to the application note *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com. Also, refer to the application note *IC Package Thermal Metrics* (SPRA953) (also available on the TI website) for further information.



11 器件和文档支持

11.1 器件支持

11.1.1 开发支持

11.1.1.1 评估模块

提供了评估模块 (EVM),您可以借此来对使用 TPS74401 时的电路性能进行初始评估。TPS74401EVM-118 评估 模块(和相关的用户指南)可在德州仪器 (TI)网站上的产品文件夹中获取,也可直接从 TI 网上商店购买。

11.1.1.2 Spice 模型

分析模拟电路和系统的性能时,使用 SPICE 模型对电路性能进行计算机仿真非常有用。您可以从产品文件夹中的 工具与软件下获取 TPS74401 的 SPICE 模型。

11.2 文档支持

11.2.1 相关文档

相关文档如下:

- 《6A 电流共享双 LDO》参考设计
- 《使用新的热度量指标》应用报告
- 《IC 封装热度量指标》应用报告
- 《TPS74401EVM-118 评估模块用户指南》

11.3 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册 后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

ZHCSAL3R - DECEMBER 2005 - REVISED APRIL 2017



12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对 本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS74401KTWR	ACTIVE	DDPAK/ TO-263	KTW	7	500	RoHS & Green	Call TI SN	Level-3-245C-168 HR	-40 to 125	TPS74401	Samples
TPS74401KTWRG3	ACTIVE	DDPAK/ TO-263	KTW	7	500	RoHS & Green	SN	Level-3-245C-168 HR	-40 to 125	TPS74401	Samples
TPS74401RGRR	ACTIVE	VQFN	RGR	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12KA	Samples
TPS74401RGRT	ACTIVE	VQFN	RGR	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12KA	Samples
TPS74401RGWR	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401	Samples
TPS74401RGWRG4	ACTIVE	VQFN	RGW	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401	Samples
TPS74401RGWT	ACTIVE	VQFN	RGW	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401	Samples
TPS74401RGWTG4	ACTIVE	VQFN	RGW	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 74401	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS74401 :

Enhanced Product : TPS74401-EP

NOTE: Qualified Version Definitions:

• Enhanced Product - Supports Defense, Aerospace and Medical Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74401RGRR	VQFN	RGR	20	3000	330.0	12.4	3.8	3.8	1.1	8.0	12.0	Q1
TPS74401RGRT	VQFN	RGR	20	250	180.0	12.5	3.8	3.8	1.1	8.0	12.0	Q1
TPS74401RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74401RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74401RGRR	TPS74401RGRR VQFN		20	3000	338.0	355.0	50.0
TPS74401RGRT	VQFN	RGR	20	250	338.0	355.0	50.0
TPS74401RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74401RGWT	VQFN	RGW	20	250	210.0	185.0	35.0

MECHANICAL DATA

MPSF015 - AUGUST 2001



S: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

- C. Lead width and height dimensions apply to the plated lead.
- D. Leads are not allowed above the Datum B.
- E. Stand–off height is measured from lead tip with reference to Datum B.
- F. Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".
- G. Cross-hatch indicates exposed metal surface.
- A Falls within JEDEC MO–169 with the exception of the dimensions indicated.



RGW 20


5 x 5, 0.65 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RGW0020A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




RGW0020A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGW0020A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



RGR 20


3.5 x 3.5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






RGR0020A

PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




RGR0020A

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




RGR0020A

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司