

## SNx4HC03 具有漏极开路输出的四路 2 输入与非门

### 1 特性

- 宽工作电压范围：2V 至 6V
- 输出可驱动多达 10 个低功耗肖特基晶体管逻辑电路 (LSTTL) 负载
- 低功耗， $I_{CC}$  最大值为 20 $\mu$ A
- 5V 时，典型  $t_{pd} = 8$ ns
- $\pm 4$  mA 输出驱动（在 5V 时）
- 低输入电流，1 $\mu$ A

### 2 应用

- NAND OD


### 3 说明

该器件包含四个具有漏极开路输出的独立 2 输入与非门。每个逻辑门以正逻辑执行布尔函数  $Y = A \bullet B$ 。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
SN74HC03N	PDIP (14)	19.30mm × 6.40mm
SN74HC03NS	SO (14)	10.20mm × 5.30mm
SN74HC03D	SOIC (14)	8.70mm × 3.90mm
SN74HC03PW	TSSOP (14)	5.00mm × 4.40mm
SN54HC03J	CDIP (14)	21.30mm × 7.60mm
SN54HC03FK	LCCC (20)	8.9 mm × 8.90 mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



SN74HC03 的功能引脚排列

## Table of Contents


<b>1 特性</b> .....	1	7.2 Functional Block Diagram.....	9
<b>2 应用</b> .....	1	7.3 Feature Description.....	9
<b>3 说明</b> .....	1	7.4 Device Functional Modes.....	10
<b>4 Revision History</b> .....	2	<b>8 Application and Implementation</b> .....	11
<b>Pin Configuration and Functions</b> .....	3	8.1 Application Information.....	11
Pin Functions.....	3	8.2 Typical Application.....	11
<b>5 Specifications</b> .....	4	<b>9 Power Supply Recommendations</b> .....	13
5.1 Absolute Maximum Ratings.....	4	<b>10 Layout</b> .....	13
5.2 Recommended Operating Conditions.....	4	10.1 Layout Guidelines.....	13
5.3 Thermal Information.....	4	10.2 Layout Example.....	13
5.4 Electrical Characteristics - 74.....	5	<b>11 Device and Documentation Support</b> .....	14
5.5 Electrical Characteristics - 54.....	5	11.1 Documentation Support.....	14
5.6 Switching Characteristics - 54.....	6	11.2 Related Links.....	14
5.7 Switching Characteristics - 74.....	6	11.3 支持资源.....	14
5.8 Operating Characteristics.....	6	11.4 Trademarks.....	14
5.9 Typical Characteristics.....	6	11.5 静电放电警告.....	14
<b>6 Parameter Measurement Information</b> .....	8	11.6 术语表.....	14
<b>7 Detailed Description</b> .....	9	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	14
7.1 Overview.....	9		

## 4 Revision History


注：以前版本的页码可能与当前版本的页码不同

<b>Changes from Revision E (November 2003) to Revision F (April 2021)</b>	<b>Page</b>
• 更新了整个文档的表、图和交叉参考的编号格式.....	1
• 更新为新的 TIS 格式.....	1
• Increased D (86 to 133.6), NS (76 to 122.6), and PW (113 to 151.7); decreased N (80 to 66) °C/W.....	4

## Pin Configuration and Functions



**图 5-1. D, N, NS, PW, or J Package  
14-Pin SOIC, PDIP, SO, TSSOP, or CDIP  
Top View**



**图 5-2. FK Package  
20-Pin LCCC  
Top View**

## Pin Functions

NAME	PIN		I/O	DESCRIPTION
	D, N, NS, PW, or J	FK		
1A	1	2	Input	Channel 1, Input A
1B	2	3	Input	Channel 1, Input B
1Y	3	4	Output	Channel 1, Output Y
2A	4	6	Input	Channel 2, Input A
2B	5	8	Input	Channel 2, Input B
2Y	6	9	Output	Channel 2, Output Y
GND	7	10	—	Ground
3Y	8	12	Output	Channel 3, Output Y
3A	9	13	Input	Channel 3, Input A
3B	10	14	Input	Channel 3, Input B
4Y	11	16	Output	Channel 4, Output Y
4A	12	18	Input	Channel 4, Input A
4B	13	19	Input	Channel 4, Input B
V <sub>CC</sub>	14	20	—	Positive Supply
NC		1, 5, 7, 11, 15, 17	—	Not internally connected

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	- 0.5	7	V
I <sub>IK</sub>	Input clamp current <sup>(2)</sup>	V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub>		±20 mA
I <sub>OK</sub>	Output clamp current <sup>(2)</sup>	V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub>		±20 mA
I <sub>O</sub>	Continuous output current	V <sub>O</sub> = 0 to V <sub>CC</sub>		±25 mA
	Continuous current through V <sub>CC</sub> or GND			±50 mA
T <sub>J</sub>	Junction temperature <sup>(3)</sup>			150 °C
T <sub>stg</sub>	Storage temperature	- 65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) Guaranteed by design.

### 5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage	2	5	6	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 2 V 1.5 V <sub>CC</sub> = 4.5 V 3.15 V <sub>CC</sub> = 6 V 4.2			V
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 2 V 0.5 V <sub>CC</sub> = 4.5 V 1.35 V <sub>CC</sub> = 6 V 1.8			V
V <sub>I</sub>	Input voltage	0		V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage	0		V <sub>CC</sub>	V
Δt/Δv	Input transition rise and fall rate	V <sub>CC</sub> = 2 V 1000 V <sub>CC</sub> = 4.5 V 500 V <sub>CC</sub> = 6 V 400			ns
T <sub>A</sub>	Operating free-air temperature	SN54HC03 - 55 SN74HC03 - 40		125 85	°C

### 5.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		SN74HC03				UNIT
		D (SOIC)	N (PDIP)	NS (SOP)	PW (TSSOP)	
		14 PINS	14 PINS	14 PINS	14 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	133.6	66.0	122.6	151.7	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	89	53.7	81.8	79.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	89.5	45.7	83.8	94.7	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	45.5	33.3	45.4	25.2	°C/W

THERMAL METRIC <sup>(1)</sup>		SN74HC03				UNIT
		D (SOIC)	N (PDIP)	NS (SOP)	PW (TSSOP)	
		14 PINS	14 PINS	14 PINS	14 PINS	
$\Psi_{JB}$	Junction-to-board characterization parameter	89.1	45.5	83.4	94.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 5.4 Electrical Characteristics - 74

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup> <sup>(2)</sup>

PARAMETER	TEST CONDITIONS	$V_{CC}$	Operating free-air temperature ( $T_A$ )						UNIT	
			25°C			-40°C to 85°C				
			MIN	TYP	MAX	MIN	TYP	MAX		
$I_{OH}$	Output voltage $V_I = V_{IH}$ or $V_{IL}$	$V_O = V_{CC}$	6 V	0.01	0.5			5	$\mu A$	
$V_{OL}$	Low-level output voltage $V_I = V_{IH}$ or $V_{IL}$	$I_{OL} = 20 \mu A$	2 V	0.002	0.1			0.1	V	
			4.5 V	0.001	0.1			0.1		
			6 V	0.001	0.1			0.1		
			$I_{OL} = 4 \text{ mA}$	4.5 V	0.17	0.26				0.33
		$I_{OL} = 5.2 \text{ mA}$	6 V	0.15	0.26			0.33		
$I_I$	Input leakage current $V_I = V_{CC}$ or 0		6 V			$\pm 0.1$			$\pm 1$	$\mu A$
$I_{CC}$	Supply current $V_I = V_{CC}$ or 0	$I_O = 0$	6 V			2			20	$\mu A$
$C_i$	Input capacitance		2 V to 6 V	3	10				10	pF

(1)  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.

(2)  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

## 5.5 Electrical Characteristics - 54

over operating free-air temperature range; typical values measured at  $T_A = 25^\circ C$  (unless otherwise noted).

PARAMETER	TEST CONDITIONS	$V_{CC}$	Operating free-air temperature ( $T_A$ )									UNIT
			25°C			-40°C to 85°C			-55°C to 125°C			
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
$I_{OH}$	Output voltage $V_I = V_{IH}$ or $V_{IL}$	$V_O = V_{CC}$	6 V	0.01	0.5			5			10	$\mu A$
$V_{OL}$	Low-level output voltage $V_I = V_{IH}$ or $V_{IL}$	$I_{OL} = 20 \mu A$	2 V	0.002	0.1			0.1			0.1	V
			4.5 V	0.001	0.1			0.1			0.1	
			6 V	0.001	0.1			0.1			0.1	
			$I_{OL} = 4 \text{ mA}$	4.5 V	0.17	0.26			0.33			
		$I_{OL} = 5.2 \text{ mA}$	6 V	0.15	0.26			0.33			0.4	
$I_I$	Input leakage current $V_I = V_{CC}$ or 0		6 V			$\pm 0.1$			$\pm 1$		$\pm 1$	$\mu A$
$I_{CC}$	Supply current $V_I = V_{CC}$ or 0	$I_O = 0$	6 V			2			20		40	$\mu A$
$C_i$	Input capacitance		2 V to 6 V	3	10			10			10	pF

## 5.6 Switching Characteristics - 54

over operating free-air temperature range; typical values measured at  $T_A = 25^\circ\text{C}$  (unless otherwise noted).

PARAMETER		FROM	TO	$V_{CC}$	Operating free-air temperature ( $T_A$ )						UNIT			
					25°C			- 40°C to 85°C				- 55°C to 125°C		
					MIN	TYP	MAX	MIN	TYP	MAX		MIN	TYP	MAX
$t_{plh}$	Propagation delay, low-to-high	A or B	Y	2 V	60	105		131		155	ns			
				4.5 V	13	25		31		36				
				6 V	10	23		27		31				
$t_{phl}$	Propagation delay, high-to-low	A or B	Y	2 V	50	100		125		150	ns			
				4.5 V	10	20		25		30				
				6 V	8	17		21		25				
$t_t$	Transition-time		Y	2 V	38	75		95		110	ns			
				4.5 V	8	15		19		22				
				6 V	6	13		16		19				

## 5.7 Switching Characteristics - 74

over operating free-air temperature range (unless otherwise noted)

PARAMETER		FROM	TO	$V_{CC}$	Operating free-air temperature ( $T_A$ )						UNIT
					25°C			- 40°C to 85°C			
					MIN	TYP	MAX	MIN	TYP	MAX	
$t_{plh}$	Propagation delay, low-to-high	A or B	Y	2 V	60	105		131			ns
				4.5 V	13	25		31			
				6 V	10	23		27			
$t_{phl}$	Propagation delay, high-to-low	A or B	Y	2 V	50	100		125			ns
				4.5 V	10	20		25			
				6 V	8	17		21			
$t_t$	Transition-time		Y	2 V	38	75		95			ns
				4.5 V	8	15		19			
				6 V	6	13		16			

## 5.8 Operating Characteristics

over operating free-air temperature range; typical values measured at  $T_A = 25^\circ\text{C}$  (unless otherwise noted).

PARAMETER		TEST CONDITIONS	$V_{CC}$	MIN	TYP	MAX	UNIT
$C_{pd}$	Power dissipation capacitance per gate	No load	2 V to 6 V		20		pF

## 5.9 Typical Characteristics

$T_A = 25^\circ\text{C}$





图 5-1. Typical output voltage in the low state ( $V_{OL}$ )


## 6 Parameter Measurement Information

- Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_t < 6 \text{ ns}$ .
- The outputs are measured one at a time, with one input transition per measurement.




A.  $C_L = 50 \text{ pF}$  and includes probe and jig capacitance.

图 6-1. Load Circuit



A.  $t_t$  is the greater of  $t_r$  and  $t_f$ .

图 6-2. Voltage Waveforms Transition Times



A. The maximum between  $t_{pLH}$  and  $t_{pHL}$  is used for  $t_{pd}$ .

图 6-3. Voltage Waveforms Propagation Delays




## 7 Detailed Description

### 7.1 Overview

This device contains four independent 2-input NAND gates with open-drain outputs. Each gate performs the Boolean function  $Y = \overline{A \bullet B}$  in positive logic.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

#### 7.3.1 CMOS Open-Drain Outputs

The open-drain output allows the device to sink current to GND but not to source current from  $V_{CC}$ . When the output is not actively pulling the line low, it will go into a high impedance state. This allows the device to be used for a wide variety of applications, including up-translation and down-translation, as the output voltage can be determined by an external pull-up resistor.

The current drive capability of this device creates fast edges into light loads, so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the power output of the device to be limited to avoid thermal runaway and damage due to over-current. The electrical and thermal limits defined in the [Absolute Maximum Ratings](#) must be followed at all times.

The SN74HC03 can drive a load with a total capacitance less than or equal to the maximum load listed in the [Switching Characteristics - 74](#) connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed the provided load value. If larger capacitive loads are required, it is recommended to add a series resistor between the output and the capacitor to limit output current to the values given in the [Absolute Maximum Ratings](#).

#### 7.3.2 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor from the input to ground in parallel with the input capacitance given in the [Electrical Characteristics - 74](#). The worst case resistance is calculated with the maximum input voltage, given in the [Absolute Maximum Ratings](#), and the maximum input leakage current, given in the [Electrical Characteristics - 74](#), using ohm's law ( $R = V \div I$ ).


Signals applied to the inputs need to have fast edge rates, as defined by the input transition time in the [Recommended Operating Conditions](#) to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

### 7.3.3 Clamp Diode Structure

The inputs and outputs to this device have both positive and negative clamping diodes as depicted in [图 7-1](#).

**CAUTION**

Voltages beyond the values specified in the [Absolute Maximum Ratings](#) table can cause damage to the device. The recommended input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



**图 7-1. Electrical Placement of Clamping Diodes for Each Input and Output**

### 7.4 Device Functional Modes

**表 7-1. Function Table**

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	Z
X	L	Z

## 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围，TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计，以确保系统功能。

### 8.1 Application Information

In this application, one 2-input open-drain NAND gate is used as shown in [图 8-1](#). The other three gates can be used for other applications in the system, or the inputs can be grounded and the channels left unused.

This device is used to directly control an LED. The LED is on when the inputs are both high, and off any other time.

### 8.2 Typical Application




图 8-1. Typical application schematic

#### 8.2.1 Design Requirements

##### 8.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the [Recommended Operating Conditions](#). The supply voltage sets the device's electrical characteristics as described in the [Electrical Characteristics - 74](#).

The ground must be capable of sinking current equal to the total current to be sunk by all outputs of the SN74HC03 plus the maximum supply current,  $I_{CC}$ , listed in [Electrical Characteristics - 74](#). The logic device can only sink as much current as is provided by the external pull-up resistor or other supply source. Be sure not to exceed the maximum total current through GND listed in the [Absolute Maximum Ratings](#).

Total power consumption can be calculated using the information provided in [CMOS Power Consumption and  \$C\_{pd}\$  Calculation](#).

Thermal increase can be calculated using the information provided in [Thermal Characteristics of Standard Linear and Logic \(SLL\) Packages and Devices](#).

#### CAUTION

The maximum junction temperature,  $T_J(\max)$  listed in the [Absolute Maximum Ratings](#), is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the [Absolute Maximum Ratings](#). These limits are provided to prevent damage to the device.

##### 8.2.1.2 Input Considerations

Unused inputs must be terminated to either  $V_{CC}$  or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the

SN74HC03, as specified in the [Electrical Characteristics - 74](#), and the desired input transition rate. A 10-k $\Omega$  resistor value is often used due to these factors.

The SN74HC03 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the [Recommended Operating Conditions](#).

Refer to the [# 7.3](#) for additional information regarding the inputs for this device.

### 8.2.1.3 Output Considerations

The ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the  $V_{OL}$  specification in the [Electrical Characteristics -74](#). The plot in the [Typical Characteristics](#) provides a typical relationship between output voltage and current for this device.

Open-drain outputs can be directly connected together to produce a wired-AND. This is possible because the outputs cannot source current, and thus can never be in bus-contention.

Unused outputs can be left floating. Do not connect outputs directly to  $V_{CC}$  or ground.

Refer to [# 7.3](#) for additional information regarding the outputs for this device.

### 8.2.2 Detailed Design Procedure

1. Add a decoupling capacitor from  $V_{CC}$  to GND. The capacitor needs to be placed physically close to the device and electrically close to both the  $V_{CC}$  and GND pins. An example layout is shown in [# 10](#).
2. Ensure the capacitive load at the output is  $\leq 70$  pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74HC03 to the receiving device.
3. Ensure the resistive load at the output is larger than  $(V_{CC} / I_O(\max)) \Omega$ . This will ensure that the maximum output current from the [Absolute Maximum Ratings](#) is not violated. Most CMOS inputs have a resistive load measured in megaohms; much larger than the minimum calculated above.
4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, [CMOS Power Consumption and Cpd Calculation](#)

### 8.2.3 Application Curves




图 8-2. Typical application timing diagram

## 9 Power Supply Recommendations


The power supply can be any voltage between the minimum and maximum supply voltage rating located in the [Recommended Operating Conditions](#). Each  $V_{CC}$  terminal should have a bypass capacitor to prevent power disturbance. A 0.1- $\mu$ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- $\mu$ F and 1- $\mu$ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in [Figure 10-1](#).

## 10 Layout

### 10.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.

### 10.2 Layout Example



**图 10-1. Example layout for the SN74HC03**

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- [HCMOS Design Considerations](#)
- [CMOS Power Consumption and CPD Calculation](#)
- [Designing with Logic](#)

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

表 11-1. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SN54HC03	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>
SN74HC03	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>	<a href="#">Click here</a>

#### 11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

#### 11.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 11.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 11.6 术语表

[TI 术语表](#) 本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-87647012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-87647012A SNJ54HC03FK	Samples
5962-8764701CA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8764701CA SNJ54HC03J	Samples
SN54HC03J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54HC03J	Samples
SN74HC03D	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03DG4	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03DT	ACTIVE	SOIC	D	14	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03N	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC03N	Samples
SN74HC03NE4	ACTIVE	PDIP	N	14	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HC03N	Samples
SN74HC03NSR	ACTIVE	SO	NS	14	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03PW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SN74HC03PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	HC03	Samples
SNJ54HC03FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-87647012A SNJ54HC03FK	Samples
SNJ54HC03J	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8764701CA SNJ54HC03J	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**(2) RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

**(3) MSL, Peak Temp.** - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF SN54HC03, SN74HC03 :**

● Catalog : [SN74HC03](#)

● Military : [SN54HC03](#)

NOTE: Qualified Version Definitions:

● Catalog - TI's standard catalog product

● Military - QML certified for Military and Defense Applications



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC03DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC03DR	SOIC	D	14	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC03DT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN74HC03NSR	SO	NS	14	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN74HC03PWR	TSSOP	PW	14	2000	330.0	12.4	6.85	5.45	1.6	8.0	12.0	Q1
SN74HC03PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC03DR	SOIC	D	14	2500	356.0	356.0	35.0
SN74HC03DR	SOIC	D	14	2500	366.0	364.0	50.0
SN74HC03DT	SOIC	D	14	250	210.0	185.0	35.0
SN74HC03NSR	SO	NS	14	2000	356.0	356.0	35.0
SN74HC03PWR	TSSOP	PW	14	2000	366.0	364.0	50.0
SN74HC03PWR	TSSOP	PW	14	2000	356.0	356.0	35.0

**TUBE**


\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
5962-87647012A	FK	LCCC	20	1	506.98	12.06	2030	NA
SN74HC03D	D	SOIC	14	50	506.6	8	3940	4.32
SN74HC03DG4	D	SOIC	14	50	506.6	8	3940	4.32
SN74HC03N	N	PDIP	14	25	506	13.97	11230	4.32
SN74HC03NE4	N	PDIP	14	25	506	13.97	11230	4.32
SN74HC03PW	PW	TSSOP	14	90	530	10.2	3600	3.5
SNJ54HC03FK	FK	LCCC	20	1	506.98	12.06	2030	NA

# MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

J 14

**GENERIC PACKAGE VIEW**  
**CDIP - 5.08 mm max height**  
CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4040083-5/G

J0014A



# PACKAGE OUTLINE

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



4214771/A 05/2017

NOTES:

1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This package is hermetically sealed with a ceramic lid using glass frit.
4. Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
5. Falls within MIL-STD-1835 and GDIP1-T14.

# EXAMPLE BOARD LAYOUT

J0014A

CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE: 5X





4214771/A 05/2017

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040047-5/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  -  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  -  Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4211284-2/G 08/15

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - D The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司